- 您現在的位置：買賣IC網 > PDF目錄365565 > SiI1151CLU (Silicon Image, Inc.) CASE,MEDIUM-DUTY ABS,2807, FOAM FILLED,w/HANDLE,BLACK PDF資料下載
參數資料
| 型號： | SiI1151CLU |
| 廠商： | Silicon Image, Inc. |
| 英文描述： | CASE,MEDIUM-DUTY ABS,2807, FOAM FILLED,w/HANDLE,BLACK |
| 中文描述： | PanelLink接收機 |
| 文件頁數： | 23/44頁 |
| 文件大小： | 377K |
| 代理商： | SII1151CLU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
SiI
1151
PanelLink Receiver
Data Sheet
19
SiI
-DS-0023-C
Pin Descriptions
Output Pins
Pin Name
QE23-
QE0
Pin #
See
SiI
1151
Pin
Diagram
Type
Out
Description
Output Even Data[23:0] corresponds to 24-bit pixel data for one pixel per clock input mode
and to the first 24-bit pixel data for two pixels per clock mode.
Output data is synchronized with output data clock (ODCK).
Refer to the TFT Panel Data Mapping section, which tabulates the relationship between the
input data to the transmitter and output data from the receiver.
A low level on PD# or PDO# will put the output drivers into a high impedance (tri-state) mode.
A weak internal pull-down device brings each output to ground.
Output Odd Data[23:0] corresponds to the second 24-bit pixel data for two pixels per clock
mode. During one pixel per clock mode, these outputs are driven low.
Output data is synchronized with output data clock (ODCK).
Refer to the TFT Panel Data Mapping section, which tabulates the relationship between the
input data to the transmitter and output data from the receiver.
A low level on PD# or PDO# will put the output drivers into a high impedance (tri-state) mode.
A weak internal pull-down device brings each output to ground.
Output Data Clock. This output can be inverted using the OCK_INV pin. A low level on PD# or
PDO# will put the output driver into a high impedance (tri-state) mode. A weak internal pull-
down device brings the output to ground.
Output Data Enable. This signal qualifies the active data area. A HIGH level signifies active
display time and a LOW level signifies blanking time. This output signal is synchronized with
the output data. A low level on PD# or PDO# will put the output driver into a high impedance
(tri-state) mode. A weak internal pull-down device brings the output to ground.
Horizontal Sync output control signal.
Vertical Sync output control signal.
General output control signal 1. This output is
not
powered down by PDO#.
General output control signal 2.
General output control signal 3.
A low level on PD# or PDO# will put the output drivers (except CTL1 by PDO#) into a high
impedance (tri-state) mode. A weak internal pull-down device brings each output to ground.
QO23-
QO0
See
SiI
1151
Pin
Diagram
Out
ODCK
44
Out
DE
46
Out
HSYNC
VSYNC
CTL1
CTL2
CTL3
48
47
40
41
42
Out
Differential Signal Data Pins
Pin Name
RX0+
RX0-
RX1+
RX1-
RX2+
RX2-
Pin #
90
91
85
86
80
81
Type
Analog
Description
Receiver Differential Data Pins. TMDS Low Voltage Differential Signal input data pairs.
RXC+
RXC-
EXT_RES
93
94
96
Analog
Analog Impedance Matching Control. An external 390
resistor must be connected between AVCC
and this pin.
Receiver Differential Clock Pins. TMDS Low Voltage Differential Signal input clock pair.
相關PDF資料 |
PDF描述 |
|---|---|
| SII1160 | CASE,HEAVY-DUTY POLY,201407, FOAM FILLED,w/HANDLE,BLACK |
| SiI1160CTU | PanelLink Transmitter |
| SII1161 | PanelLink Receiver |
| SiI1161CT100 | PanelLink Receiver |
| SiI1161CTU | PanelLink Receiver |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SII1160 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Transmitter |
| SII1160CTU | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Transmitter |
| SII1161 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receiver |
| SII1161CT100 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receiver |
| SII1161CTU | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PanelLink Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。