- 您現在的位置：買賣IC網 > PDF目錄16215 > SI3232DCX-EVB (Silicon Laboratories Inc)DAUGHTER CARD W/DISCRETE INTRFC PDF資料下載
參數資料
| 型號： | SI3232DCX-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數： | 75/128頁 |
| 文件大?。?/td> | 0K |
| 描述： | DAUGHTER CARD W/DISCRETE INTRFC |
| 標準包裝： | 1 |
| 系列： | ProSLIC® |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | Si3232 |
| 已供物品： | 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Si3232
50
Preliminary Rev. 0.96
Not
Recommended
fo
r N
ew
D
esi
gn
s
When a resource reaches an interrupt condition, it
signals an interrupt to the interrupt control block. The
interrupt control block then sets the associated bit in the
interrupt status register if the mask bit for that interrupt
is set. The INT pin is a NOR of the bits of the interrupt
status registers. Therefore, if a bit in the interrupt status
registers is asserted, IRQ asserts low. Upon receiving
the interrupt, the interrupt handler should read interrupt
status
registers
to
determine
which
resource
is
requesting service. All interrupt bits in the interrupt
status registers, IRQ0–IRQ3, are cleared following a
register read operation. While the interrupt status
registers are non-zero, the INT pin remains asserted.
4.16. SPI Control Interface
The Si3232 has a 4-wire serial peripheral interface
(SPI) control bus modeled after commonly-available
micro-controller and serial peripheral devices. The
interface consists of a clock (SCLK), chip select (CSB),
serial data input (SDI), and serial data output (SDO). In
addition, the Si3232 includes a serial data through
output (SDI_THRU) to support daisy chain operation of
up to eight devices (up to sixteen channels). The device
can operate with both 8-bit and 16-bit SPI controllers.
Each SPI operation consists of a control byte, an
address byte (of which only the seven LSBs are used
internally), and either one or two data bytes depending
on the width of the controller and whether the access is
to a direct or indirect register. Bytes are always
transmitted MSB first.
There are a number of variations of usage on this four-
wire interface as follows:
Continuous clocking. During continuous clocking,
the data transfers are controlled by the assertion of
the CSB pin. CSB must be asserted before the
falling edge of SCLK on which the first bit of data is
expected during a read cycle and must remain low
for the duration of the 8-bit transfer (command/
address or data), going high after the last rising of
SCLK after the transfer.
Clock only during transfer. In this mode, the clock
cycles only during the actual byte transfers. Each
byte transfer will consist of eight clock cycles in a
return to 1 format.
SDI/SDO wired operation. Independent of the
clocking options described, SDI and SDO can be
treated as two separate lines or wired together if the
master is capable of tri-stating its output during the
data byte transfer of a read operation.
Soft reset. The SPI state machine resets whenever
CSB is asserted during an operation on an SCLK
cycle that is not a multiple of eight. This provides a
mechanism for the controller to force the state
machine to a known state in the case where the
controller and the device appear to be out of
synchronization.
The control byte has the following structure and is
presented on the SDI pin MSB first. The bits are defined
in Table 31.
7
65
432
10
BRDCST
R/W
REG/RAM Reserved
CID[0]
CID[1]
CID[2]
CID[3]
相關PDF資料 |
PDF描述 |
|---|---|
| M1AXK-3440K | IDC CABLE - MSC34K/MC34F/X |
| SI3232PPT0-EVB | BOARD EVAL W/SI3200 INTERFACE |
| UPZW6101MHD | CAP ALUM 100UF 420V 20% RADIAL |
| SI3232DC0-EVB | DAUGHTER CARD W/SI3200 INTERFACE |
| UPZ2D391MHD | CAP ALUM 390UF 200V 20% RADIAL |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SI3232-FQ | 功能描述:電信線路管理 IC DUAL CH SLIC RoHS:否 制造商:STMicroelectronics 產品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3232-FQR | 制造商:Silicon Laboratories Inc 功能描述: |
| SI3232-G-FQ | 功能描述:電信線路管理 IC Dual-Channel SLIC RoHS:否 制造商:STMicroelectronics 產品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3232-G-FQR | 功能描述:電信線路管理 IC Dual-CH SLIC only Internal 65 Vrms RoHS:否 制造商:STMicroelectronics 產品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3232-G-GQ | 功能描述:電信線路管理 IC Dual-Channel SLIC RoHS:否 制造商:STMicroelectronics 產品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。