參數(shù)資料
型號(hào): SI3232DCX-EVB
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 49/128頁(yè)
文件大小: 0K
描述: DAUGHTER CARD W/DISCRETE INTRFC
標(biāo)準(zhǔn)包裝: 1
系列: ProSLIC®
主要目的: 接口,模擬前端(AFE)
已用 IC / 零件: Si3232
已供物品: 板,CD
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Si3232
Preliminary Rev. 0.96
27
Not
Recommended
fo
r N
ew
D
esi
gn
s
The maximum power threshold for each device is
software-programmable and should be set based on the
characteristics of the transistor package, PCB design,
and available airflow. If the peak power exceeds the
programmed threshold for any device, the power alarm
bit is set for that device. Each external bipolar has its
own register bit (PQ1S–PQ6S bits of the IRQVEC3
register) which goes high on a rising edge of the
comparator output and remains high until the user
clears it. Each transistor power alarm bit is also
maskable by setting the PQ1E–PQ6E bits in the
IRQEN3 register.
4.4.5. Si3200 Power Calculation
When using the Si3200, it is also possible to detect the
thermal conditions of the linefeed circuit by calculating
the total power dissipated within the Si3200. This case
is similar to the Transistor Power Equations case, with
the exception that the total power from all transistor
devices
is
dissipated
within
the
same
package
enclosure and the total power result is placed in the
PSUM RAM location. The power calculation is derived
using the following set of equations:
PQ1 (|VTIP| + 0.75 V) x IQ1
PQ2 (|VRING| + 0.75 V) x IQ2
PQ3 (|VBAT|+ 0.75 V) x IQ3
PQ4 (|VBAT| + 0.75 V) x IQ4
PQ5 (|VBAT| – |VRING|) x IQ5
PQ6 (|VBAT| – |VTIP|) x IQ6
PSUM = total dissipated power = PQ1 + PQ2 + PQ3 +
PQ4 + PQ5 + PQ6
Note: The Si3200 THERM pin must be connected to the
THERM a/b pin of the Si3232 in order for the Si3200
power calculation to work correctly.
4.4.6. Power Filter and Alarms
The power calculated during each A/D sample period
must be filtered before being compared to a user-
programmable maximum-power threshold. A simple
digital low-pass filter is used to approximate the
transient thermal behavior of the package, with the
output of the filter representing the effective peak power
within the package or, equivalently, the peak junction
temperature.
For Q1, Q2, Q3, Q4 in SOT23 and Q5, and Q6 in
SOT223 packages, the settings for thermal low-pass
filter poles and power threshold settings are (for an
ambient temperature of 70 °C) calculated as follows:
Suppose that the thermal time constant of the package
is
thermal.
The decimal values of RAM locations
PLPF12, PLPF34, and PLPF56 are given by rounding
to the next integer the value given by the following
equation:
where 4096 is the maximum value of the 12-bit plus
sign RAM locations, PLPF12, PLPF34, and PLPF56,
and 800 is the power calculation clock rate in Hz. The
equation is an excellent approximation of the exact
equation for
thermal = 1.25 ms
… 5.12 s. With the
above equations in mind, example values of the RAM
locations, PTH12, PTH34, PTH56, PLPF12, PLPF34,
and PLPF56 follow:
PTH12 = power threshold for Q1, Q2 = 0.3 W (0x25A)
PTH34 = power
threshold
for
Q3,
Q4 = 0.22 W
(0x1BSE)
PTH56 = power threshold for Q5, Q6 = 1 W (0x7D8)
PLPF12 = Q1/Q2 Thermal LPF pole = 0x0012 (for SOT-
89 package)
PLPF34 = Q3/Q4 Thermal LPF pole = 0x008C (for
SOT-23 package)
PLPF56 = Q5/Q6 thermal LPF pole = 0x000E (for SOT-
223 package)
When Si3200 is used, the thermal filtering needs to be
performed on the total power reflected in the PSUM
RAM location. When the filter output exceeds the total
power threshold, an interrupt is issued. The PTH12
RAM location is used to preset the total power threshold
for the Si3200, and the PLPF12 RAM location is used to
preset the thermal low-pass filter pole.
When the THERM pin is connected from the Si3232 to
the Si3200 (indicating the presence of an Si3200), the
resolution of the PTH12 and PSUM RAM locations is
modified
from
498
W/LSB
to
1059.6
W/LSB.
Additionally, the
THERMAL value must be modified to
accommodate the Si3200.
THERMAL for the Si3200 is
typically 0.7 s assuming the exposed pad is connected
to the recommended ground plane as stated in Table 1.
THERMAL decreases if the PCB layout does not provide
sufficient thermal conduction. See “AN58: Si3220/
Si3225 Programmer’s Guide” for details.
Example calculations for PTH12 and PLPF12 in Si3200
mode are shown below:
PTH12 = Si3200 power threshold = 1 W (0x3B0)
PLPF12 = Si3200 thermal LPF pole = 2 (0x0010)
4.4.7. Automatic State Change Based on Power
Alarm
If any of the following situations occurs, the device
automatically transitions to the OPEN state:
Any of the transistor power alarm thresholds is
exceeded (in the case of the discrete transistor
circuit).
PLPFxx (decimal value)
4096
800
thermal
------------------------------------
2
3
=
相關(guān)PDF資料
PDF描述
M1AXK-3440K IDC CABLE - MSC34K/MC34F/X
SI3232PPT0-EVB BOARD EVAL W/SI3200 INTERFACE
UPZW6101MHD CAP ALUM 100UF 420V 20% RADIAL
SI3232DC0-EVB DAUGHTER CARD W/SI3200 INTERFACE
UPZ2D391MHD CAP ALUM 390UF 200V 20% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3232-FQ 功能描述:電信線(xiàn)路管理 IC DUAL CH SLIC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3232-FQR 制造商:Silicon Laboratories Inc 功能描述:
SI3232-G-FQ 功能描述:電信線(xiàn)路管理 IC Dual-Channel SLIC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3232-G-FQR 功能描述:電信線(xiàn)路管理 IC Dual-CH SLIC only Internal 65 Vrms RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3232-G-GQ 功能描述:電信線(xiàn)路管理 IC Dual-Channel SLIC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray