- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄15834 > SI3216MDC1-EVB (Silicon Laboratories Inc)DAUGHTER CARD W/SI3201 INTERFACE PDF資料下載
參數(shù)資料
| 型號(hào)： | SI3216MDC1-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 64/122頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | DAUGHTER CARD W/SI3201 INTERFACE |
| 標(biāo)準(zhǔn)包裝： | 1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)當(dāng)前第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Si3216
46
Rev. 1.0
Not
Recommended
fo
r N
ew
D
esi
gn
s
subscriber loop via the ITIPP and IRINGP pins through
an off-chip current buffer (IBUF), which is implemented
using transistors Q1 and Q2 (see Figure on page 22).
Gm is referenced to an off-chip resistor (R15).
The ProSLIC also provides a means of compensating
for degraded subscriber loop conditions involving
excessive line capacitance (leakage). The CLC[1:0] bits
of direct Register 10 increase the ac signal magnitude
to compensate for the additional loss at the high end of
the audio frequency range. The default setting of
CLC[2:0] assumes no line capacitance.
When 600 + 1 F or 900 + 2.16 F impedances are
selected, an internal reference resistor is removed from
the impedance synthesis circuit to accommodate an
external resistor, RZREF, inserted into the application
circuit as shown in Figure 25.
Figure 25. RZREF External Resistor Placement
2.7. Clock Generation
The ProSLIC generates the necessary internal clock
frequencies from the PCLK input. PCLK must be
synchronous to the 8 kHz FSYNC clock and run at one
of the following rates: 256kHz, 512kHz, 768kHz,
1.024 MHz, 1.536 MHz, 2.048 MHz, 4.096 MHz, or
8.192 MHz. The ratio of the PCLK rate to the FSYNC
rate is determined via a counter clocked by PCLK. The
three-bit ratio information is automatically transferred
into an internal register, PLL_MULT, following a reset of
the ProSLIC. The internal PLL_MULT register is used to
control the internal PLL, which multiplies PCLK as
needed to generate the 16.384 MHz rate needed to run
the internal filters and other circuitry.
The PLL clock synthesizer settles very quickly following
powerup. However, the settling time depends on the
PCLK frequency and it can be approximately predicted
by the following equation:
2.8. Interrupt Logic
The ProSLIC is capable of generating interrupts for the
following events:
Loop current/ring ground detected
Ring trip detected
Power alarm
Active timer 1 expired
Inactive timer 1 expired
Active timer 2 expired
Inactive timer 2 expired
Ringing active timer expired
Ringing inactive timer expired
Indirect register access complete
The interface to the interrupt logic consists of six
registers. Three interrupt status registers contain 1 bit
for each of the above interrupt functions. These bits are
set when an interrupt is pending for the associated
resource. Three interrupt enable registers also contain 1
bit for each interrupt function. In the case of the interrupt
enable registers, the bits are active high. Refer to the
appropriate
functional
description
section
for
operational details of the interrupt functions.
When a resource reaches an interrupt condition, it
signals an interrupt to the interrupt control block. The
interrupt control block then sets the associated bit in the
interrupt status register if the enable bit for that interrupt
is set. The INT pin is an open-drain output and a NOR
of the bits of the interrupt status registers. Therefore, if a
bit in the interrupt status registers is asserted, IRQ
asserts low. Upon receiving the interrupt, the interrupt
handler should read interrupt status registers to
determine which resource is requesting service. To
clear a pending interrupt, write the desired bit in the
appropriate interrupt status register to 1. Writing a 0 has
no effect. This provides a mechanism for clearing
individual
bits
when
multiple
interrupts
occur
simultaneously. While the interrupt status registers are
non-zero, the INT pin will remain asserted.
2.9. Serial Peripheral Interface
The control interface to the ProSLIC is a 4-wire interface
modeled after commonly-available microcontroller and
serial peripheral devices. The interface consists of a
clock (SCLK), chip select (CS), serial data input (SDI),
and serial data output (SDO). Data is transferred a byte
at a time with each register access consisting of a pair
write operation in the SPI bus.
The first byte of the pair is the command/address byte.
The MSB of this byte indicates a register read when 1
and a register write when 0. The remaining seven bits of
to TIP
to RING
Si3216
STIPAC
SRINGAC
R
ZREF
C3
C4
R8
R9
For 600 + 1
F, R
ZREF = 12 k and C3, C4 = 100 nF
For 900 + 2.16
F, R
ZREF = 18 k and C3, C4 = 220 nF
T
SETTLE
64
F
PCLK
-----------------
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RSC12DRYN | CONN EDGECARD 24POS DIP .100 SLD |
| MCP120-270DI/TO | IC SUPERVISOR 2.70V LOW TO92 |
| MAX6439UTFGVD7+T | IC BATTERY MON SNGL SOT23-6 |
| 1838236-2 | CONN MALE M12 3POS STR 3M CABLE |
| RMC12DRYN | CONN EDGECARD 24POS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3216MDCQ1-EVB | 功能描述:子卡和OEM板 Si3216M QFN DAUGHTER CARD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| SI3216MDCQX-EVB | 功能描述:子卡和OEM板 Si3216M QFN DAUGHTER CARD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| SI3216MDCX-EVB | 功能描述:DAUGHTER CARD W/DISCRETE INTRFC RoHS:否 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 過(guò)時(shí)/停產(chǎn)零件編號(hào) 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| SI3216M-FT | 功能描述:IC SLIC/CODEC 1CH 38TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:ProSLIC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| SI3216M-GT | 功能描述:IC SLIC/CODEC 1CH 38TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:ProSLIC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。