- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄15834 > SI3216MDC1-EVB (Silicon Laboratories Inc)DAUGHTER CARD W/SI3201 INTERFACE PDF資料下載
參數(shù)資料
| 型號(hào)： | SI3216MDC1-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 59/122頁 |
| 文件大?。?/td> | 0K |
| 描述： | DAUGHTER CARD W/SI3201 INTERFACE |
| 標(biāo)準(zhǔn)包裝： | 1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
Si3216
Rev. 1.0
41
Not
Recommended
fo
r N
ew
D
esi
gn
s
Figure 22. Trapezoidal Ringing Waveform
To configure the ProSLIC for trapezoidal ringing, the
user should follow the same basic procedure as in the
Sinusoidal Ringing section, but using the following
equations:
RCO is a value which is added or subtracted from the
waveform to ramp the signal up or down in a linear
fashion. This value is a function of rise time, period, and
amplitude, where rise time and period are related
through the following equation for the crest factor of a
trapezoidal waveform.
where T = ringing period, and CF = desired crest factor.
For example, to generate a 71 VPK, 20 Hz ringing
signal, the equations are as follows:
For a crest factor of 1.3 and a period of 0.05 s (20 Hz),
the rise time requirement is 0.0153 s.
In addition, the user must select the trapezoidal ringing
waveform by writing TSWS = 1 in direct Register 34.
2.4.4. Ringing DC Voltage Offset
A dc offset can be added to the ac ringing waveform by
defining the offset voltage in ROFF (indirect Register 6).
The offset, VROFF, is added to the ringing signal when
RVO is set to 1 (direct Register 34, bit 1). The value of
ROFF is calculated as follows:
2.4.5. Linefeed Considerations During Ringing
Care must be taken to keep the generated ringing signal
within the ringing voltage rails (GNDA and VBAT) to
maintains
proper
biasing
of
the
external
bipolar
transistors. If the ringing signal nears the rails, a
distorted ringing signal and excessive power dissipation
in the external transistors will result.
To prevent this invalid operation, set the VBATH value
(direct Register 74) to a value higher than the maximum
peak ringing voltage. The discussion below outlines the
considerations and equations that govern the selection
of the VBATH setting for a particular desired peak ringing
voltage.
First, the required amount of ringing overhead voltage,
VOVR, is calculated based on the maximum value of
current through the load, ILOAD,PK, the minimum current
gain of Q5 and Q6, and a reasonable voltage required
to keep Q5 and Q6 out of saturation. For ringing signals
up to VPK =87V, VOVR = 7.5 V is a safe value.
However, to determine VOVR for a specific case, use the
equations below.
where:
NREN is the ringing REN load (max value = 5),
IOS is the offset current flowing in the line driver circuit
(max value = 2 mA), and
VAC,PK = amplitude of the ac ringing waveform.
It is good practice to provide a buffer of a few more
milliamperes for ILOAD,PK to account for possible line
leakages, etc. The total ILOAD,PK current should be
smaller than 80 mA.
where
is the minimum expected current gain of
transistors Q5 and Q6.
The minimum value for VBATH is, therefore, given by the
following equation:
time
VROFF
T=1/freq
tRISE
VTIP-RING
RNGY
1
2
---
Period
8000
=
RNGX
Desired V
PK
96 V
-----------------------------------
2
15
=
RCO
2
RNGX
t
RISE
8000
---------------------------------
=
t
RISE
3
4
---T1
1
CF
2
-----------
–
=
RNGY 20 Hz
1
2
---
1
20 Hz
----------------
8000
200
C8h
=
RNGX 71 V
PK
71
96
------
2
15
24235
5EABh
=
RCO 20 Hz, 1.3 crest factor
2
24235
0.0153
8000
--------------------------------------
396
018Ch
=
ROFF
V
ROFF
96
------------------
2
15
=
I
LOAD,PK
V
AC,PK
R
LOAD
-------------------
I
OS
+
V
AC,PK
N
REN
6.9 k
------------------
I
OS
+
==
V
OVR
I
LOAD,PK
1
+
-------------
80.6
1V
+
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RSC12DRYN | CONN EDGECARD 24POS DIP .100 SLD |
| MCP120-270DI/TO | IC SUPERVISOR 2.70V LOW TO92 |
| MAX6439UTFGVD7+T | IC BATTERY MON SNGL SOT23-6 |
| 1838236-2 | CONN MALE M12 3POS STR 3M CABLE |
| RMC12DRYN | CONN EDGECARD 24POS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3216MDCQ1-EVB | 功能描述:子卡和OEM板 Si3216M QFN DAUGHTER CARD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| SI3216MDCQX-EVB | 功能描述:子卡和OEM板 Si3216M QFN DAUGHTER CARD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| SI3216MDCX-EVB | 功能描述:DAUGHTER CARD W/DISCRETE INTRFC RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時(shí)/停產(chǎn)零件編號(hào) 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| SI3216M-FT | 功能描述:IC SLIC/CODEC 1CH 38TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:ProSLIC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| SI3216M-GT | 功能描述:IC SLIC/CODEC 1CH 38TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:ProSLIC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。