參數(shù)資料
型號: SI3216MDC1-EVB
廠商: Silicon Laboratories Inc
文件頁數(shù): 53/122頁
文件大?。?/td> 0K
描述: DAUGHTER CARD W/SI3201 INTERFACE
標(biāo)準(zhǔn)包裝: 1
Si3216
36
Rev. 1.0
Not
Recommended
fo
r N
ew
D
esi
gn
s
2.2.5. DC-DC Converter Enhancements
The ProSLIC supports two selectable enhancements to
the dc-dc converter. The first is a multi-threshold error
control algorithm that enables the dc-dc converter to
adjust more quickly to voltage changes. This option is
enabled by setting DCSU = 1 (direct Register 108,
bit 5). The second enhancement is an audio band filter
that removes audio band noise from the dc-dc converter
control loop. This option is enabled by setting DCFIL = 1
(direct Register 108, bit 1).
2.2.6. DC-DC Converter During Ringing
When the ProSLIC enters the Ringing state, it requires
voltages well above those used in the active mode. The
voltage to be generated and regulated by the dc-dc
converter during a ringing burst is set using the VBATH
register (direct Register 74). VBATH can be set between
0 and –94.5 V in 1.5 V steps. To avoid clipping the
ringing signal, VBATH must be set larger than the ringing
amplitude. At the end of each ringing burst the dc-dc
converter adjusts back to active state regulation as
described above.
2.3. Tone Generation
Two digital tone generators are provided in the ProSLIC.
They allow the generation of a wide variety of single or
dual tone frequency and amplitude combinations and
spare the user the effort of generating the required
POTS signaling tones on the PCM highway. DTMF, FSK
(caller ID), call progress, and other tones can all be
generated on-chip. The tones can be sent to either the
receive or transmit paths. (See Figure 24 on page 44.)
2.3.1. Tone Generator Architecture
A simplified diagram of the tone generator architecture
is shown in Figure 20. The oscillator, active/inactive
timers, interrupt block, and signal routing block are
connected to give the user flexibility in creating audio
signals. Control and status register bits are placed in the
figure to indicate their association with the tone
generator architecture. These registers are described in
more detail in Table 28 on page 38.
Figure 20. Simplified Tone Generator Diagram
OZn
OSSn
*Tone Generator 1 Only
n = "1" or "2" for Tone Generator 1 and 2, respectively
Two-Pole
Resonance
Oscillator
16-Bit
Modulo
Counter
OATn
OITn
OITnE
OATnE
OSCn
OSCnY
OSCnX
Load
Logic
Zero
Cross
Logic
Signal
Routing
OnSO
to TX Path
to RX Path
INT
Logic
OnIP
OnIE
INT
Logic
OnAP
OnAE
REL*
Register
Load
Enable
16 kHz
Clock
Zero Cross
OnE
OAT
Expire
OIT
Expire
8 kHz
Clock
相關(guān)PDF資料
PDF描述
RSC12DRYN CONN EDGECARD 24POS DIP .100 SLD
MCP120-270DI/TO IC SUPERVISOR 2.70V LOW TO92
MAX6439UTFGVD7+T IC BATTERY MON SNGL SOT23-6
1838236-2 CONN MALE M12 3POS STR 3M CABLE
RMC12DRYN CONN EDGECARD 24POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3216MDCQ1-EVB 功能描述:子卡和OEM板 Si3216M QFN DAUGHTER CARD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
SI3216MDCQX-EVB 功能描述:子卡和OEM板 Si3216M QFN DAUGHTER CARD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
SI3216MDCX-EVB 功能描述:DAUGHTER CARD W/DISCRETE INTRFC RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像,彩色(RGB) 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
SI3216M-FT 功能描述:IC SLIC/CODEC 1CH 38TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:ProSLIC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:*
SI3216M-GT 功能描述:IC SLIC/CODEC 1CH 38TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:ProSLIC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:*