- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄15868 > SI3210PPTX-EVB (Silicon Laboratories Inc)BOARD EVALUATION FOR SI3210 PDF資料下載
參數(shù)資料
| 型號： | SI3210PPTX-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 89/148頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR SI3210 |
| 標(biāo)準(zhǔn)包裝： | 1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁當(dāng)前第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁
Si3210/Si3211
Rev. 1.61
45
Not
Recommended
fo
r N
ew
D
esi
gn
s
In addition, the user must select the sinusoidal ringing
waveform by writing TSWS = 0 (direct Register 34,
bit 0).
2.4.3. Trapezoidal Ringing
In addition to the sinusoidal ringing waveform, the
ProSLIC
supports
trapezoidal
ringing.
illustrates a trapezoidal ringing waveform with offset
VROFF.
Figure 22. Trapezoidal Ringing Waveform
To configure the ProSLIC for trapezoidal ringing, the
user should follow the same basic procedure as in the
Sinusoidal Ringing section, but using the following
equations:
RCO is a value added or subtracted from the waveform
to ramp the signal up or down in a linear fashion. This
value is a function of rise time, period, and amplitude,
where rise time and period are related through the
following equation for the crest factor of a trapezoidal
waveform.
where T = ringing period, and CF = desired crest factor.
For example, to generate a 71 VPK, 20 Hz ringing
signal, the equations are as follows:
For a crest factor of 1.3 and a period of 0.05 seconds
(20 Hz), the rise time requirement is 0.0153 seconds.
In addition, the user must select the trapezoidal ringing
waveform by writing TSWS = 1 in direct Register 34.
2.4.4. Ringing DC voltage Offset
A dc offset can be added to the ac ringing waveform by
defining
the
offset
voltage
in
ROFF
(indirect
Register 19). The offset, VROFF, is added to the ringing
signal when RVO is set to 1 (direct Register 34, bit 1).
The value of ROFF is calculated as follows:
2.4.5. Linefeed Considerations During Ringing
Care must be taken to keep the generated ringing signal
within the ringing voltage rails (GNDA and VBAT) to
maintain
proper
biasing
of
the
external
bipolar
transistors. If the ringing signal nears the rails, a
distorted ringing signal and excessive power dissipation
in the external transistors results.
To prevent this invalid operation, set the VBATH value
(direct Register 74) to a value higher than the maximum
peak ringing voltage. The discussion below outlines the
considerations and equations that govern the selection
of the VBATH setting for a particular desired peak ringing
voltage.
First, the required amount of ringing overhead voltage,
VOVR, is calculated based on the maximum value of
current through the load, ILOAD,PK, the minimum current
gain of Q5 and Q6, and a reasonable voltage required
to keep Q5 and Q6 out of saturation. For ringing signals
up to VPK =87V, VOVR = 7.5 V is a safe value.
However, to determine VOVR for a specific case, use the
equations below.
RCO
0.99211
2
15
32509
7EFDh
==
=
RNGX
1
4
---
0.00789
1.99211
---------------------
2
15
70
96
------
376
0177h
=
RNGY
0
=
time
VROFF
T=1/freq
tRISE
VTIP-RING
RNGY
1
2
---
Period
8000
=
RNGX
Desired V
PK
96 V
-----------------------------------
2
15
=
RCO
2
RNGX
t
RISE
8000
---------------------------------
=
t
RISE
3
4
---T1
1
CF
2
-----------
–
=
RNGY 20 Hz
1
2
---
1
20 Hz
----------------
8000
200
C8h
=
RNGX 71 V
PK
71
96
------
2
15
24235
5EABh
=
RCO 20 Hz, 1.3 crest factor
2
24235
0.0153
8000
--------------------------------------
396
018Ch
=
ROFF
V
ROFF
96
------------------
2
15
=
I
LOAD,PK
V
AC,PK
R
LOAD
-------------------
I
OS
+
V
AC,PK
N
REN
6.9 k
------------------
I
OS
+
==
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GBM31DCSN | CONN EDGECARD 62POS DIP .156 SLD |
| RP15-2415DF/P-HC | CONV DC/DC 15W 18-36VIN +/-15V |
| MAX6439UTAITD7+T | IC BATTERY MON SNGL SOT23-6 |
| RP15-2415DF/N-HC | CONV DC/DC 15W 18-36VIN +/-15V |
| GBM31DCSH | CONN EDGECARD 62POS DIP .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3210-QFN | 制造商:SILABS 制造商全稱:SILABS 功能描述:Perfroms all BORSCHT functions DC-DC controller provides tracking battery fromm a 3.3-35V input |
| SI3210-TSSOP | 制造商:SILABS 制造商全稱:SILABS 功能描述:Perfroms all BORSCHT functions DC-DC controller provides tracking battery fromm a 3.3-35V input |
| SI3211 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PROSLIC PROGRAMMABLE CMOS SLIC/CODEC WITH RINGING/BATTERY VOLTAGE GENERATION |
| Si3211-BT | 功能描述:電信線路管理 IC Single-Channel SLIC/ Codec RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3211-BTR | 制造商:Silicon Laboratories Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。