參數(shù)資料
型號(hào): SAF82526
廠商: INFINEON TECHNOLOGIES AG
英文描述: Data Communications ICs
中文描述: 數(shù)據(jù)通信集成電路
文件頁(yè)數(shù): 75/126頁(yè)
文件大?。?/td> 730K
代理商: SAF82526
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)當(dāng)前第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
Semiconductor Group
75
SAB 82525
SAB 82526
SAF 82525
SAF 82526
The following figure gives an example of a DMA driven transmission sequence with a
supposed frame length of 70 bytes, i.e. programmed transmit byte count (XCNT) equal
69 bytes.
Figure 36
DMA Driven Transmission Sequence Example
WR
XCNT
WR
XTF
Transmit Frame (70
Serial
Interface
HSCX
CPU/DMA
Interface
ITD00250
(69)
DRQT(32)
. . .
WR
WR
DRQT(32)
. . .
WR
WR
DRQT(6)
. . .
WR
32
32
6
DMA Write Cycles (70)
XPR
Bytes)
7.5 Data Reception
Interrupt Mode
Also 2
×
32 byte FIFO buffers (receive pools) are provided for each channel in receive direction.
There are two different interrupt indications concerned with the reception of data:
– RPF (Receive Pool Full) interrupt, indicating that a 32 byte block of data can be read from
the RFIFO and the received message is not yet complete.
– RME (Receive Message End) interrupt, indicating that the reception of one message is
completed, i.e. either
one message with less than 32 bytes, or the
last part of a message with more than 32 bytes
is stored in the RFIFO.
After an interrupt has been processed, i.e. the received data has been read from the RFIFO,
this must be explicitly acknowledged by the CPU issuing a RMC (Receive Message Complete)
command.
The CPU has to handle the RPF interrupt before additional 32 bytes are received via the serial
interface which would cause a "Receive Data Overflow" condition.
相關(guān)PDF資料
PDF描述
SAF82526N Data Communications ICs
SAB82525 Data Communications ICs
SAB82525H Data Communications ICs
SAF82532H-10 ICs for Communications
SAB82532 ICs for Communications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAF82526HV2.1-HSCX-1 制造商:Rochester Electronics LLC 功能描述:- Bulk
SAF82526N 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:Data Communications ICs
SAF82526NV2.2 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T/E RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
SAF82526NV2.2XT 制造商:Infineon Technologies AG 功能描述:Communication Controller 44-Pin PLCC T/R
SAF82532 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:ICs for Communications