參數(shù)資料
型號： SAF82526
廠商： INFINEON TECHNOLOGIES AG
英文描述： Data Communications ICs
中文描述： 數(shù)據(jù)通信集成電路
文件頁數(shù)： 50/126頁
文件大?。?/td> 730K
代理商： SAF82526
Semiconductor Group
50
SAB 82525
SAB 82526
SAF 82525
SAF 82526
Clock Mode 1 (Receive/Transmit Strobes)
Externally generated, but identical receive and transmit clocks are forwarded via R
×
CLK pins.
In addition, a receive strobe can be connected via A
×
CLK and a transmit strobe via T
×
CLK
pins. The operating mode can be applied in time division multiplex applications or for adjusting
disparate transmit and receive data rates.
Clock Mode 2 (Receive Clock from DPLL)
The BRG is driven with an external clock (R
×
CLK) and it delivers a reference clock for the
DPLL which in turn generate the receive clock. Depending on the programming of the CCR2
register (TSS bit), the transmit clock will be either an external clock signal (T
×
CLK) or the clock
delivered by the BRG divided by 16. In this case, the transmit clock can be output via T
×
CLK
(CCR2 : TIO = 1).
Clock Mode 3 (Receive and Transmit Clock from DPLL)
The BRG is fed with an externally generated clock via R
×
CLK and supplies the reference clock
for DPLL, which generates
both
the receive and transmit clock. This clock can also be output
via T
×
CLK pin.
Clock Mode 4 (OSC-Direct)
The receive and transmit clocks are
directly
supplied by the OSC. In addition this clock can
be output via T
×
CLK.
Clock Mode 5 (Time-Slots)
This operating mode has been designed for application in time-slot oriented PCM systems.
The receive and transmit clock is identical for each channel and must be supplied externally
via R
×
CLK pins. The HSCX receives and transmits only during certain time-slots of
programmable width (1. . .256 bit, via RCCR and XCCR registers) and location with respect to
a frame synchronization signal, which must be delivered to the HSCX via the
A
×
CLK pin. One of up to 64 time-slots can be programmed independently for receive and
transmit direction via TSAR and TSAX registers, and an additional clock shift of 0…7 bits via
TSAR, TSAX, and CCR2 registers. Together with bits XCS0 and RCS0 (LSB of clock shift),
located in the CCR2 register, there are 9 bits to determine the location of a time-slot.
According to the value programmed via those bits, the receive/transmit window (time-slot)
starts with a delay of 1 (minimum delay) up to 512 clock periods following the frame
synchronization signal and is active during the number of clock periods programmed via
RCCR, XCCR (number of bits to be received/transmitted within a time-slot) as shown in
figure 23.
相關(guān)PDF資料
PDF描述
SAF82526N Data Communications ICs
SAB82525 Data Communications ICs
SAB82525H Data Communications ICs
SAF82532H-10 ICs for Communications
SAB82532 ICs for Communications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAF82526HV2.1-HSCX-1 制造商:Rochester Electronics LLC 功能描述:- Bulk
SAF82526N 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Data Communications ICs
SAF82526NV2.2 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T/E RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
SAF82526NV2.2XT 制造商:Infineon Technologies AG 功能描述:Communication Controller 44-Pin PLCC T/R
SAF82532 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Communications
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*