- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374697 > SAF82526 (INFINEON TECHNOLOGIES AG) Data Communications ICs PDF資料下載
參數(shù)資料
| 型號(hào)： | SAF82526 |
| 廠(chǎng)商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | Data Communications ICs |
| 中文描述： | 數(shù)據(jù)通信集成電路 |
| 文件頁(yè)數(shù)： | 67/126頁(yè) |
| 文件大小： | 730K |
| 代理商： | SAF82526 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
Semiconductor Group
67
SAB 82525
SAB 82526
SAF 82525
SAF 82526
6.5 One Bit Insertion
Similar to the zero bit insertion (bit-stuffing) mechanism, as defined by the HDLC protocol, the
HSCX offers a completely new feature of inserting/deleting a one after seven consecutive
zeros in the transmit/receive data stream, if the serial channel is operating in a bus
configuration.
This method is profitable if clock recovery should be performed by DPLL.
Since only NRZ data encoding is supported in a bus configuration (
see chapter 5.4
), there are
possibly long sequences without edges in the receive data stream in case of successive "0"-s
received, and the DPLL may loose synchronization.
Using the one bit insertion feature by setting the OIN bit in the CCR1 register, however, it is
guaranteed that at least after
– 5 consecutive "1"-s a "0" will appear (bit-stuffing), and
– 7 consecutive "0"-s a "1" will appear (one insertion)
and thus a correct function of the DPLL is ensured.
Note:
As with the bit-stuffing, this method is fully transparent to the user, but it is not in
accordance with the HDLC protocol, i.e. it can only be applied in private systems using
HSCX circuits exclusively.
6.6 Data Inversion
When NRZ data encoding has been selected, the HSCX may transmit and receive data
inverted, i.e. a
"one" bit is transmitted as phys. zero (0 V) and a "zero" bit as phys. one (+ 5 V) via the T
×
D line.
This feature is selected by setting the DIV bit in the CCR2 register.
Please note that data cannot be inverted in bus mode unless you invert the T
×
D / R
×
D signal
before it is sent into C
×
D.
ITD00245
Transmit
Receive
Log. Data Bit
1
0
Phys. Level
5
0
V
V
+
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAF82526N | Data Communications ICs |
| SAB82525 | Data Communications ICs |
| SAB82525H | Data Communications ICs |
| SAF82532H-10 | ICs for Communications |
| SAB82532 | ICs for Communications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAF82526HV2.1-HSCX-1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SAF82526N | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:Data Communications ICs |
| SAF82526NV2.2 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T/E RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| SAF82526NV2.2XT | 制造商:Infineon Technologies AG 功能描述:Communication Controller 44-Pin PLCC T/R |
| SAF82532 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:ICs for Communications |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。