參數(shù)資料
型號(hào): SAA6703AH
廠商: NXP SEMICONDUCTORS
元件分類(lèi): 顯示控制器
英文描述: CRT OR FLAT PNL GRPH DSPL CTLR, PQFP160
封裝: 28 X 28 MM, 3.40 MM HEIGHT, PLASTIC, MS-022, SOT-322-2, QFP-160
文件頁(yè)數(shù): 38/97頁(yè)
文件大?。?/td> 488K
代理商: SAA6703AH
2004 Apr 01
43
Philips Semiconductors
Product specication
XGA analog input at panel controller
SAA6703AH
Table 26 Input interface sync selection; note 1
Note
1. X = don’t care.
7.5.5
PIN VSYNC CONFIGURATION
Besides serving as input for an external vertical
synchronization pulse VSYNC can be switched as output
of the vsync internally derived from (not shown in Fig.8):
Sync-on-green slicer (SOG)
Composite sync decoder (VS_CS).
The I/O direction of pin VSYNC is selected by
vsync_out_en of register SYNC_SEL (18H at page 0). In
case of output mode, the source is selected by
sog_out_en of register SYNC_SEL according to Table 27.
Table 27 Pin VSYNC switching modes; note 1
Note
1. X = don’t care.
7.6
Interrupt generation
An interrupt signal is provided at output pin INT (active
LOW). The state of INT is based on mode detection,
auto-adjustment, OSD, decoupling FIFO and output
interface interrupt conditions shown in Table 28.
Table 28 Interrupt conditions and description
Interrupt output pin INT is set LOW (active) whenever one
or more of the interrupt flags is HIGH. The interrupt flags
are set HIGH, when the corresponding interrupt condition
is met:
The mode detection interrupt flag is set HIGH when one
of the mode measurement bits toggles or a value
changes significantly at the vsync or in case of vsync or
hsync jitter, depending on which of the conditions are
enabled (see Section 7.10.1).
The auto-adjustment interrupt flag is set HIGH in the
moment an auto-adjustment measurement finishes,
indicating the result values can be read out.
The decoupling FIFO interrupt flag is set HIGH
whenever the decoupling FIFO is full, indicating that the
output timing is too slow and a change of the timing is
required; otherwise a corrupt output picture will occur.
The OSD interrupt flag is set HIGH every time a pointer
animation frame sequence ends to allow to switch the
displayed icon and program the icon for the next turn
(see Section 7.13.3).
The output interface interrupt flag is set HIGH when the
pixel stream to the output interface is broken, indicating
that the output pixel or line rate is too fast.
The hsync jitter interrupt flag (int_iif) is set HIGH when
line jitter at the analog video input occurs more than a
number of times specified in the register II_HJIT,
indicating that the other clock edge should be used to
sample the hsync and vsync signal.
iif_cs_sog_en
iif_hs_
regen_on
HS_IIF
VS_IIF
0
X
HSYNC
VSYNC
1
0
HS_CS
VS_CS
1
HS_REGEN
vsync_out_en sog_out_en DIRECTION
VSYNC
0
X
input
external
1
output
SOG
1
0
VS_CS
INTERRUPT
SUBMODULE
DESCRIPTION
int_mode
mode detection
change of input video
mode detected
int_auto
auto-adjustment auto-adjustment
nished
int_fo
decoupling
FIFO
FIFO overow
int_osd
OSD
end of programmed
OSD frame sequence
int_oif
output interface
FIFO underow
int_iif
input interface
line jitter occurs
(hsync jitter detection)
相關(guān)PDF資料
PDF描述
SAA7157T-T 29 MHz, VIDEO CLOCK GENERATOR, PDSO20
SAA7388GP-T 8-BIT, 50.4 MHz, MICROCONTROLLER, PQFP80
SAB-C163-16F25F 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP100
SAB-C165-L25F 16-BIT, 14 MHz, MICROCONTROLLER, PQFP100
SAB-C165-R25M 16-BIT, MROM, 14 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA6712E 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:XGA RGB to TFT graphics engine
SAA6713AH 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:XGA analog input flat panel controller
SAA6713AH/V1 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:XGA analog input flat panel controller
SAA6713H 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:XGA dual input flat panel controller
SAA6713H/V1 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:XGA dual input flat panel controller