May 1994
4
Philips Semiconductors
Preliminary specification
Drive processor for DCC systems
SAA3323
PINNING
SYMBOL
PIN
DESCRIPTION
TYPE
(1)
QFP80
TQFP80
SBWS
SBCL
SBDA
SBDIR
SBMCLK
URDA
L3MODE
L3CLK
L3DATA
L3INT
V
DD1
V
SS1
L3REF
RESET
SLEEP
CLK24
AZCHK
MCLK
TEST3
ERCOSTAT
OEN
A10/RAS
V
DD2
V
SS2
D7
D6
D5
D4
D3
D2
D1
V
DD7
V
SS7
D0
A0
A1
A2
A3
1
2
3
4
5
6
7
8
9
79
80
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
word select for sub-band PASC interface
bit clock for sub-band PASC interface
data line for sub-band PASC interface
direction line for sub-band PASC interface
master clock for sub-band PASC interface
unreliable data
mode line for L3 interface
bit clock line for L3 interface
serial data line for L3 interface
L3 interrupt output
digital supply voltage
digital ground
L3 bus timing reference
reset SAA3323
sleep mode selection of SAA3323
24.576 MHz clock input
channel 0 and channel 7 azimuth monitor
6.144 MHz clock output
TEST3 output; do not connect
ERCO status, for symbol error rate measurements
output enable for RAM
address SRAM; RAS DRAM
digital supply voltage
digital ground
data SRAM
data SRAM
data SRAM
data SRAM
data SRAM; data DRAM
data SRAM; data DRAM
data SRAM; data DRAM
digital supply voltage for RAM
digital ground for RAM
data SRAM; data DRAM
address SRAM; address DRAM
address SRAM; address DRAM
address SRAM; address DRAM
address SRAM; address DRAM
I/O (1 mA)
I/O (1 mA)
I/O (1 mA)
O (1 mA)
I
O (1 mA)
I
I
I/O (2 mA)
O (1 mA)
S
S
O (1 mA)
I
I
I
O (1 mA)
O (1 mA)
O (1 mA)
O (1 mA)
O (2 mA)
O (2 mA)
S
S
I/O (4 mA)
I/O (4 mA)
I/O (4 mA)
I/O (4 mA)
I/O (4 mA)
I/O (4 mA)
I/O (4 mA)
S
S
I/O (4 mA)
O (2 mA)
O (2 mA)
O (2 mA)
O (2 mA)
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38