- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372109 > SAA3323H (NXP SEMICONDUCTORS) Drive processor for DCC systems PDF資料下載
參數(shù)資料
| 型號： | SAA3323H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Drive processor for DCC systems |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| 封裝： | 12 X 12 MM, 1.40 MM HEIGHT, PLASTIC, SOT-315-1, TQFP-80 |
| 文件頁數(shù)： | 10/56頁 |
| 文件大小： | 274K |
| 代理商： | SAA3323H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
May 1994
10
Philips Semiconductors
Preliminary specification
Drive processor for DCC systems
SAA3323
Table 3
RAM settings by register SET3.
TFE
DATA STREAMS
The TFE module has three read/write data streams that
are accessible via the L3 interface and they are shown in
Table 4.
RAM
REGISTER SET3
RTYPE 0
RTYPE 1
RTim 0
RTim 1
bit 0
bit 1
bit 2
bit 3
Table 4
TFE data streams.
TFE ‘
COMMANDS
’
These are the commands that need to be sent to the TFE
in order to access the indirectly accessible registers and
the data streams, see Table 5.
DATA STREAM NAME
READ/WRITE
SYSINFO
AUXINFO
Scratch pad RAM
R/W
R/W
R/W
Table 5
TFE commands.
NAME
COMMAND BYTE
EXPLANATION
7
6
5
4
3
2
1
0
RDSPEED
LDSET0
LDSET1
LDSET2
LDSET3
LDSPDDTY
LDBYTCNT
LDRACCNT
RDAUX
RDSYS
RDDRAC
RDWDRAC
WRAUX
WRSYS
WRDRAC
WRWDRAC
0
0
0
0
0
0
0
0
0
0
Y
Y
0
0
Y
Y
0
0
0
0
0
0
0
0
0
0
Z
Z
0
0
Z
Z
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
0
0
1
1
0
0
1
1
0
0
1
0
1
1
1
0
0
1
0
1
0
1
0
1
read SPEED register
load new TFE settings register 0
load new TFE settings register 1
load new TFE settings register 2
load new TFE settings register 3
load SPDDTY register
load BYTCNT register
load RACCNT register
read AUXILIARY information
read SYSINFO
read RAM data bytes (8 bits) from quarter YZ
read RAM data words (12 bits) from quarter YZ
write AUXILIARY information
write SYSINFO
write RAM data bytes (8 bits) to quarter YZ
write RAM data words (12 bits) to quarter YZ
Digital equalizer module
The digital equalizer module has 2 basic modes of
operation as shown in Table 6.
Table 6
Basic modes of equalizer module.
MODE
EXPLANATION
Play
main data and AUX channels are
equalized
only AUX channel is processed; AUX
envelope information is processed
Search
D
IGITAL EQUALIZER REGISTERS
The digital equalizer module has 9 write only, 3 read only
and 1 read/write register(s) that are accessible via the
L3 interface, one write register (CMD) and 2 read registers
(STATUS0 and STATUS1) which are directly addressable,
the other registers are indirectly addressable via
commands sent to the CMD register. The registers are
named as shown in Table 7.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA3500H | Digital audio broadcast channel decoder |
| SAA4700T | VPS dataline processor |
| SAA4700 | VPS dataline processor |
| SAA4945H | LIne MEmory noise Reduction IC LIMERIC |
| SAA4951 | RES 6.49K OHM 1/16W 0.5% 0402SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA33299003 | 制造商:LG Corporation 功能描述:S/W,Firmware |
| SAA33308202 | 制造商:LG Corporation 功能描述:S/W,Firmware |
| SAA33333703 | 制造商:LG Corporation 功能描述:S/W,Firmware |
| SAA33378323 | 制造商:LG Corporation 功能描述:S/W,Firmware |
| SAA33378405 | 制造商:LG Corporation 功能描述:S/W,Firmware |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。