日韩在线一区天天看,久久综合亚洲鲁鲁五月,av性色在线乱叫

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25635 > S80C32-40SHXXX:RD (ATMEL CORP) 8-BIT, 40 MHz, MICROCONTROLLER, PQCC44 PDF資料下載

型號：	S80C32-40SHXXX:RD
廠商：	ATMEL CORP
元件分類：	微控制器/微處理器
英文描述：	8-BIT, 40 MHz, MICROCONTROLLER, PQCC44
封裝：	PLASTIC, LCC-44
文件頁數(shù)：	532/1021頁
文件大?。?/td>	15196K

32072H–AVR32–10/2012

AT32UC3A3

Receive Break

A break condition is assumed when incoming data, parity, and stop bits are zero. This corre-

sponds to a framing error, but CSR.FRAME will remain zero while the Break Received/End of

Break bit (CSR.RXBRK) is set. An interrupt request is generated if the Breadk Received/End of

Break bit in the Interrupt Mask Register is set (IMR.RXBRK). Writing a one to CR.RSTSTA will

clear CSR.RXBRK. An end of break will also set CSR.RXBRK, and is assumed when TX is high

for at least 2/16 of a bit period in asynchronous mode, or when a high level is sampled in syn-

chronous mode.

Baud Rate Generator

The baud rate generator provides the bit period clock named the Baud Rate Clock to both

receiver and transmitter. It is based on a 16-bit divider, which is specified in the Clock Divider

field in the Baud Rate Generator Register (BRGR.CD). A non-zero value enables the generator,

and if BRGR.CD is one, the divider is bypassed and inactive. The Clock Selection field in the

Mode Register (MR.USCLKS) selects clock source between:

CLK_USART (internal clock, refer to Power Manager chapter for details)

CLK_USART/DIV (a divided CLK_USART, refer to Module Configuration section)

CLK (external clock, available on the CLK pin)

If the external clock CLK is selected, the duration of the low and high levels of the signal pro-

vided on the CLK pin must be at least 4.5 times longer than those provided by CLK_USART.

Figure 25-13. Baud Rate Generator

Baud Rate in Asynchronous Mode

If the USART is configured to operate in asynchronous mode (MR.SYNC is zero), the selected

clock is divided by the BRGR.CD value before it is provided to the receiver as a sampling clock.

Depending on the Oversampling Mode bit (MR.OVER) value, the clock is then divided by either

8 (MR.OVER=1), or 16 (MR.OVER=0). The baud rate is calculated with the following formula:

16-bit Counter

CLK_USART/DIV

SelectedClock

------------------------------------------------

相關(guān)PDF資料	PDF描述
S80C52XXX-12:RD	8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC44
SC-80C32E-30/883	8-BIT, 30 MHz, MICROCONTROLLER, CDIP40
S80C52XXX-16R	8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQCC44
S80C32XXX-40R	8-BIT, 40 MHz, MICROCONTROLLER, PQCC44
S83C154DXXX-30D	8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQCC44

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
S80C32-42	制造商:未知廠家制造商全稱:未知廠家功能描述:8-Bit Microcontroller
S80C32-42R	制造商:未知廠家制造商全稱:未知廠家功能描述:8-Bit Microcontroller
S80C32-44	制造商:未知廠家制造商全稱:未知廠家功能描述:8-Bit Microcontroller
S80C32-44R	制造商:未知廠家制造商全稱:未知廠家功能描述:8-Bit Microcontroller
S80C32-L16	制造商:未知廠家制造商全稱:未知廠家功能描述:8-Bit Microcontroller

發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

(若只采購一條型號，填寫一行即可)

*型號	*數(shù)量	廠商	批號	封裝