- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5935TF (APPLIEDMICRO INC) PCI 5V Bus Master/Target Device 32-bit PDF資料下載
參數(shù)資料
| 型號： | S5935TF |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI 5V Bus Master/Target Device 32-bit |
| 中文描述： | PCI BUS CONTROLLER, PQFP208 |
| 封裝： | TQFP-208 |
| 文件頁數(shù)： | 94/190頁 |
| 文件大?。?/td> | 748K |
| 代理商： | S5935TF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁當(dāng)前第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁
7-86
PCI BUS INTERFACE
S5935
PCI Burst Transfers
The PCI bus, by default, expects burst transfers to be
executed. To successfully perform a burst transfer,
both the initiator and target must order their burst
address sequence in an identical fashion. There are
two different ordering schemes: linear address
incrementing and 80486 cache line fill sequencing.
The exact ordering scheme for a bus transaction is
defined by the state of the two least significant AD
lines during the address phase. The decoding for
these lines is shown below:
AD[1:0] Burst Order
0 0
Linear sequence
0 1
Reserved
1 0
Cacheline Wrap Mode
1 1
Reserved
The S5935 supports both the linear and the cache
line burst ordering. When the S5935 controller is an
initiator, it always employs a linear ordering.
Some accesses to the S5935 controller (as a target)
can not be burst transfers. For example, the S5935
does not allow burst transfers when accesses are
made to the configuration or operation registers (in-
cluding the FIFO as a target). Attempts to perform
burst transfers to these regions cause STOP# to be
asserted during the first data phase. The S5935 com-
pletes the initial data phase successfully, but assert-
ing STOP# indicates that the next access needs to
be a completely new cycle. Accesses to memory or I/
O regions defined by the Base Address Registers 1-4
may be bursts, if desired.
PCI Read Transfers
The S5935 responds to PCI bus memory or I/O read
transfers when it is selected (target). As a PCI bus
initiator, the S5935 controller may also produce PCI
bus memory read operations.
Figure 1 depicts the fastest burst read transfer pos-
sible for the PCI bus. The timings shown in Figure 1
are representative of the S5935 as a PCI initiator with
a fast, zero-wait-state memory target. The signals
driven by the S5935 during the transfer are FRAME#,
C/BE[3:0]#, and IRDY#. The signals driven by the
target are DEVSEL# and TRDY#. AD[31:0] are
driven by both the target and initiator during read
transactions (only one during any given clock). Clock
period 2 is a required bus turn-around clock which
ensures bus contention between the initiator and tar-
get does not occur.
Targets drive DEVSEL# and TRDY# after the end of
the address phase (boundary of clock periods 1 and
2 of Figure 1). TRDY# is not driven until the target
can provide valid data for the PCI read. When the
S5935 becomes the PCI initiator, it attempts to per-
form sustained zero-wait state burst reads until one
of the following occurs:
The memory target aborts the transfer
PCI bus grant (GNT#) is removed
The PCI to Add-On FIFO becomes full
A higher priority (Add-On to PCI) S5935
transfer is pending (if programmed for priority)
The read transfer byte count reaches zero
Bus mastering is disabled from the Add-On
interface
Figure 1. Zero Wait State Burst Read PCI Bus Transfer (S5935 as Initiator)
1
2
3
4
5
PCI CLOCK
FRAME #
AD [31:0]
C/BE [3:0]#
IRDY#
TRDY#
DEVSEL#
ADDRESS
DATA (2)
DATA (3)
(T)
(T)
(T)
DATA (1)
BYTE EN (2)
BYTE EN (3)
(I) = DRIVEN BY INITIATOR
(T) = DRIVEN BY TARGET
BYTE ENABLES (1)
BUS COMMAND
(I)
(T)
(I)
(I)
(I)
(T)
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5935 | PCI 5V Bus Master/Target Device 32-bit |
| S5935QF | PCI 5V Bus Master/Target Device 32-bit |
| S5990-01 | POSITION SENSITIVE DETECTOR |
| S5629-01 | POSITION SENSITIVE DETECTOR |
| S5629-02 | POSITION SENSITIVE DETECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5935TFC | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Product |
| S593T | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC for TV-Tuner Prestage with 5 V Supply Voltage |
| S593T_08 | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC? for TV-Tuner Prestage with 5 V Supply Voltage |
| S593TR | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC? for TV-Tuner Prestage with 5 V Supply Voltage |
| S593TRW | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:MOSMIC for TV-Tuner Prestage with 5 V Supply Voltage |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。