- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374665 > S3032 (APPLIEDMICRO INC) SONET/SDH/ATM OC-3/12 Transceiver W/CDR(頻率可選的SONET/SDH收發(fā)器（完全集成OC-3/12接口器件）) PDF資料下載
參數(shù)資料
| 型號： | S3032 |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | SONET/SDH/ATM OC-3/12 Transceiver W/CDR(頻率可選的SONET/SDH收發(fā)器（完全集成OC-3/12接口器件）) |
| 中文描述： | TRANSCEIVER, PQFP64 |
| 封裝： | 10 MM, PLASTIC, QFP-64 |
| 文件頁數(shù)： | 5/22頁 |
| 文件大?。?/td> | 151K |
| 代理商： | S3032 |
5
S3032
SONET/SDH/ATM OC-3/12 TRANSCEIVER W/CDR
August 18, 2000 / Revision F
The loop filter transfer function is optimized to en-
able the PLL to track the jitter, yet tolerate the
minimum transition density expected in a received
SONET data signal. This transfer function yields the
typical capture time stated in Table 8 for random
incoming NRZ data. A single external clean-up ca-
pacitor is utilized as part of the loop filter.
The total loop dynamics of the clock recovery PLL
yield a jitter tolerance which exceeds the minimum
tolerance proposed for SONET equipment by the
Bellcore TA-NWT-000253 standard, shown in Figure 5.
Lock Detect
The S3032 contains a lock detect circuit which monitors
the integrity of the serial data inputs. If the received
serial data fails the run length or frequency test, the PLL
will be forced to lock to the local reference clock. This
will maintain the correct frequency of the POCLK output
under loss of signal or loss of lock conditions. If the serial
data inputs have a run length of 80-bit times with no
transitions, the PLL will be declared out of lock. In
addition, if the recovered clock frequency deviates from
the local reference clock frequency by more than the
specified ppm, the PLL will also be declared out of lock.
The lock detect circuit will poll the input data stream in
an attempt to reacquire lock to data. If the recovered
clock frequency is determined to be within the specified
ppm and the run length check indicates valid data, the
PLL will be declared in lock and the lock detect output
will go active. The deassertion of SDPECL will also
cause an out-of-lock condition. (See Table 8).
Backup Reference Generator
The backup reference generator seen in Figure 4
provides backup reference clock signals to the clock
recovery block when the clock recovery block de-
tects a loss of signal condition. It contains a counter
that divides the clock output from the clock recovery
block down to the same frequency as the reference
clock, REFCLKP/N.
Figure 5. Clock Recovery Jitter Tolerance
25k 65k
250k
6.5k
300
Jitter Frequency (Hz)
30
0.15
1.5
15
Jitter
Amplitude
(Ul p-p)
Minimum proposed
tolerance
(TA-NWT-000253)
OC-12
OC-3
RECEIVER OPERATION
The S3032 transceiver chip provides the first stage
of digital processing of a receive SONET STS-3 or
STS-12 bit-serial stream. It converts the bit-serial
155.52 or 622.08 Mbit/sec data stream into a 19.44
or 77.76 Mbps 8-bit parallel data format.
Clock recovery is performed on the incoming
scrambled NRZ data stream. A 19.44, 38.88, 51.84
or 77.76 MHz reference clock is required for phase
locked loop start-up and proper operation under loss
of signal conditions. An integral prescaler and phase
locked loop circuit is used to multiply this reference
to the nominal bit rate.
Clock Recovery
Clock recovery, as shown in the block diagram in
Figure 4, generates a clock that is at the same fre-
quency as the incoming data bit rate at the RSD
input or, in loopback, the transmitter data output. The
clock is phase aligned by a PLL so that it samples
the data in the center of the data eye pattern.
The phase relationship between the edge transitions
of the data and those of the generated clock are
compared by a phase/frequency discriminator. Out-
put pulses from the discriminator indicate the
required direction of phase corrections. These
pulses are smoothed by an integral loop filter. The
output of the loop filter controls the frequency of the
Voltage Controlled Oscillator (VCO), which gener-
ates the recovered clock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S3033 | SONET/SDH/ATM OC-3/12 Transceiver(帶片上高頻鎖相環(huán)的SONET/SDH收發(fā)器（完全集成OC-3/12接口器件）) |
| S3035 | SONET/SDH/ATM OC-3/12 Transceiver W/CDR(頻率可選，帶片上高頻鎖相環(huán)的SONET/SDH收發(fā)器（完全集成OC-3/12接口器件）) |
| S3037 | SONET/SDH/ATM OC-3/12 Transceiver W/CDR(19.44和77.76 MHz兩種頻率可選的SONET/SDH收發(fā)器) |
| S3038 | SONET/SDH/ATM OC-12 Quad Transceiver(SONET/SDH四收發(fā)器（完全集成OC-12接口器件）) |
| S3040A | SONET/SDH Clock Recovery Unit(帶片上高頻鎖相環(huán)的SONET/SDH時鐘恢復(fù)單元) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S3032A | 制造商:AppliedMicro 功能描述: 制造商:AppliedMicro 功能描述:TRANSCEIVER, PQFP64 |
| S3033-K300 | 制造商:EnOcean GmbH 功能描述:TCM 300C Series 315 Mhz Transceiver Module For Line-Powered Applications 制造商:ENOCEAN 功能描述:TCM 300C Series 315 Mhz Transceiver Module For Line-Powered Applications |
| S3033-K310 | 制造商:EnOcean GmbH 功能描述:TCM310C Series 315 Mhz Gateway Transceiver Module For Line-Powered Applications |
| S3033-K320 | 制造商:EnOcean GmbH 功能描述:TCM320C Series 315 Mhz Transceiver Module For Line-Powered Applications |
| S3034-E300 | 制造商:EnOcean GmbH 功能描述:EnOcean Energy Harvesting/Radio Technology 315Mhz Dolphin Starter Kit-NAmerica |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。