- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374665 > S3032 (APPLIEDMICRO INC) SONET/SDH/ATM OC-3/12 Transceiver W/CDR(頻率可選的SONET/SDH收發(fā)器（完全集成OC-3/12接口器件）) PDF資料下載
參數(shù)資料
| 型號： | S3032 |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | SONET/SDH/ATM OC-3/12 Transceiver W/CDR(頻率可選的SONET/SDH收發(fā)器（完全集成OC-3/12接口器件）) |
| 中文描述： | TRANSCEIVER, PQFP64 |
| 封裝： | 10 MM, PLASTIC, QFP-64 |
| 文件頁數(shù)： | 4/22頁 |
| 文件大?。?/td> | 151K |
| 代理商： | S3032 |
4
S3032
SONET/SDH/ATM OC-3/12 TRANSCEIVER W/CDR
August 18, 2000 / Revision F
S3032 TRANSCEIVER
FUNCTIONAL DESCRIPTION
TRANSMITTER OPERATION
The S3032 transceiver chip performs the serializing
stage in the processing of a transmit SONET STS-3
or STS-12 bit serial data stream. It converts the 8-bit
parallel 19.44 or 77.76 Mbps data stream into bit
serial format at 155.52 or 622.08 Mbit/sec.
A high-frequency bit clock can be generated from a
19.44, 38.88, 51.84 or 77.76 MHz frequency refer-
ence by using an integral frequency synthesizer
consisting of a phase-locked loop circuit with a di-
vider in the loop.
Diagnostic loopback is provided (transmitter to re-
ceiver). See Other Operating Modes on page 7.
Clock Synthesizer
The clock synthesizer, shown in the block diagram in
Figure 4, is a monolithic PLL that generates the se-
rial output clock phase synchronized with the input
reference clock (REFCLKP/N or TTLREF).
The REFCLKP/N input must be generated from an
LVPECL crystal oscillator which has a frequency ac-
curacy that meets the value stated in Table 8 in
order for the TSCLK frequency to have the same
accuracy required for operation in a SONET system.
Lower accuracy crystal oscillators may be used in
applications less demanding than SONET/SDH.
TTLREF must be at logic "one" if REFCLKP/N are
used.
For TTL reference operation, the TTLREF input
should be driven with an LVTTL crystal oscillator
output with the ppm accuracy specified in Table 8 for
SONET compliance. In this mode, REFCLKP should
be connected to LVPECL "High" and REFCLKN
should be tied to LVPECL "Low."
The on-chip PLL consists of a phase detector, which
compares the phase relationship between the VCO out-
put and the REFCLKP/N input, a loop filter which converts
the phase detector output into a smooth DC voltage,
and a VCO, whose frequency is varied by this voltage.
The loop filter generates a VCO control voltage
based on the average DC level of the phase discrimi-
nator output pulses. The loop filter’s corner frequency
is optimized to minimize output phase jitter.
Timing Generation
The timing generation function, seen in Figure 4,
provides a byte rate version of the transmit serial
clock. This circuitry also provides an internally generated
load signal, which transfers the PIN[7:0] data from
the parallel input register to the serial shift register.
The PCLK output is a byte rate version of transmit
serial clock at 19.44 or 77.76 MHz. PCLK is intended
for use as a byte speed clock for upstream multiplex-
ing and overhead processing circuits. Using PCLK
for upstream circuits will ensure a stable frequency
and phase relationship between the data coming into
and leaving the S3032 device.
Parallel-to-Serial Converter
The parallel-to-serial converter shown in Figure 4 is
comprised of two byte-wide registers. The first regis-
ter latches the data from the PIN[7:0] bus on the
rising edge of PICLK. The second register is a paral-
lel loadable shift register which takes its parallel
input from the first register.
The load signal, which latches the data from the par-
allel to the serial shift register, has a fixed
relationship to PCLK. If PICLK is tied to PCLK, the
PIN[7:0] data latched into the parallel register will
meet the timing specifications with respect to the
load signal. If PICLK is not tied to PCLK, the delay
must meet the timing requirements shown in Figure 9.
Table 2. Reference Frequency Options
E
D
O
M
]
E
R
F
0
0
4
1
Table 3. Reference Jitter Limits
M
d
n
a
B
y
c
n
e
u
q
e
r
F
k
c
o
C
e
c
n
e
r
r
e
R
e
m
u
m
i
a
g
n
r
d
o
e
p
M
O
e
z
H
M
5
o
z
H
k
2
1
s
m
r
s
p
4
1
2
1
–
S
T
S
z
H
M
1
o
z
H
k
2
1
s
m
r
s
p
6
5
3
–
S
T
S
* Only valid in SLP mode.
K
C
O
Y
L
C
C
N
H
M
E
E
C
U
4
N
Q
E
R
E
F
E
R
G
N
I
A
D
O
1
S
T
R
E
M
S
P
O
E
2
z
1
0
z
H
M
8
8
3
2
1
S
T
S
0
1
z
H
M
4
8
5
2
1
S
T
S
1
1
z
H
M
6
7
7
2
1
S
T
S
C
N
0
z
H
M
4
4
1
3
S
T
S
C
N
1
z
H
M
8
8
3
3
S
T
S
0
C
N
z
H
M
4
8
5
3
S
T
S
1
C
N
z
H
M
6
7
7
*
3
S
T
S
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S3033 | SONET/SDH/ATM OC-3/12 Transceiver(帶片上高頻鎖相環(huán)的SONET/SDH收發(fā)器（完全集成OC-3/12接口器件）) |
| S3035 | SONET/SDH/ATM OC-3/12 Transceiver W/CDR(頻率可選，帶片上高頻鎖相環(huán)的SONET/SDH收發(fā)器（完全集成OC-3/12接口器件）) |
| S3037 | SONET/SDH/ATM OC-3/12 Transceiver W/CDR(19.44和77.76 MHz兩種頻率可選的SONET/SDH收發(fā)器) |
| S3038 | SONET/SDH/ATM OC-12 Quad Transceiver(SONET/SDH四收發(fā)器（完全集成OC-12接口器件）) |
| S3040A | SONET/SDH Clock Recovery Unit(帶片上高頻鎖相環(huán)的SONET/SDH時鐘恢復(fù)單元) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S3032A | 制造商:AppliedMicro 功能描述: 制造商:AppliedMicro 功能描述:TRANSCEIVER, PQFP64 |
| S3033-K300 | 制造商:EnOcean GmbH 功能描述:TCM 300C Series 315 Mhz Transceiver Module For Line-Powered Applications 制造商:ENOCEAN 功能描述:TCM 300C Series 315 Mhz Transceiver Module For Line-Powered Applications |
| S3033-K310 | 制造商:EnOcean GmbH 功能描述:TCM310C Series 315 Mhz Gateway Transceiver Module For Line-Powered Applications |
| S3033-K320 | 制造商:EnOcean GmbH 功能描述:TCM320C Series 315 Mhz Transceiver Module For Line-Powered Applications |
| S3034-E300 | 制造商:EnOcean GmbH 功能描述:EnOcean Energy Harvesting/Radio Technology 315Mhz Dolphin Starter Kit-NAmerica |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。