參數(shù)資料
型號(hào): S29GL128N11FFIVH2
廠商: SPANSION LLC
元件分類(lèi): PROM
英文描述: 16M X 16 FLASH 3V PROM, 110 ns, PBGA64
封裝: 10 X 13 MM, 1 MM PITCH, LEAD FREE, FBGA-64
文件頁(yè)數(shù): 7/74頁(yè)
文件大?。?/td> 1593K
代理商: S29GL128N11FFIVH2
May 1, 2006 S29GL-N_01_A0
S29GL-N
13
Data
She e t
8.4.3
Autoselect Functions
If the system writes the autoselect command sequence, the device enters the autoselect mode. The system
can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–
DQ0. Standard read cycle timings apply in this mode. Refer to Autoselect Mode on page 23 and Autoselect
Command Sequence on page 35, for more information.
8.5
Standby Mode
When the system is not reading or writing to the device, it can place the device in the standby mode. In this
mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state,
independent of the OE# input.
The device enters the CMOS standby mode when the CE# and RESET# pins are both held at VIO ± 0.3 V.
(Note that this is a more restricted voltage range than VIH.) If CE# and RESET# are held at VIH, but not within
VIO ± 0.3 V, the device is in the standby mode, but the standby current is greater. The device requires
standard access time (tCE) for read access when the device is in either of these standby modes, before it is
ready to read data.
If the device is deselected during erasure or programming, the device draws active current until the operation
is completed.
Refer to DC Characteristics on page 57 for the standby current specification.
8.6
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables
this mode when addresses remain stable for tACC + 30 ns. The automatic sleep mode is independent of the
CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are
changed. While in sleep mode, output data is latched and always available to the system. Refer to DC
Characteristics on page 57 for the automatic sleep mode current specification.
8.7
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of resetting the device to reading array data. When the
RESET# pin is driven low for at least a period of tRP, the device immediately terminates any operation in
progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse.
The device also resets the internal state machine to reading array data. The operation that was interrupted
should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.
Current is reduced for the duration of the RESET# pulse. When RESET# is held at VSS±0.3 V, the device
draws CMOS standby current (ICC5). If RESET# is held at VIL but not within VSS±0.3 V, the standby current is
greater.
The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash
memory, enabling the system to read the boot-up firmware from the Flash memory.
Refer to AC Characteristics on page 59 for RESET# parameters and to Figure 18.3 on page 61 for the
timing diagram.
相關(guān)PDF資料
PDF描述
S29JL032J70TFI213 2M X 16 FLASH 3V PROM, 70 ns, PDSO48
S29PL032J65BFI150 2M X 16 FLASH 3V PROM, 65 ns, PBGA56
S29PL127J70BFI000 8M X 16 FLASH 3V PROM, 70 ns, PBGA80
S29XS064R0PBHW010 4M X 16 FLASH 1.8V PROM, 80 ns, PBGA44
S2C3R-1-12-H 4000 MHz - 12000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 2 dB INSERTION LOSS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S29GL128N11FFVR10 制造商:Spansion 功能描述:FLASH PARALLEL 3.3V 128MBIT 16MX8/8MX16 110NS 56TSOP - Trays
S29GL128N11TAI010 制造商:Spansion 功能描述:SPZS29GL128N11TAI010 FLSH MEM EOL161008
S29GL128N11TFA020 制造商:Spansion 功能描述:
S29GL128N11TFI010H 制造商:Spansion 功能描述:
S29GL128N11TFI020 制造商:Spansion 功能描述: 制造商:Spansion 功能描述:Flash - NOR IC 制造商:Spansion 功能描述:NOR Flash, 8M x 16, 56 Pin, Plastic, TSSOP