- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374647 > S2066 (Applied Micro Circuits Corp.) Quad GigaBit Ethernet Transceiver(四千兆位以太網(wǎng)收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | S2066 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | Quad GigaBit Ethernet Transceiver(四千兆位以太網(wǎng)收發(fā)器) |
| 中文描述： | 四個千兆以太網(wǎng)收發(fā)器（四千兆位以太網(wǎng)收發(fā)器） |
| 文件頁數(shù)： | 9/28頁 |
| 文件大?。?/td> | 301K |
| 代理商： | S2066 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
9
S2066
QUAD GIGABIT ETHERNET TRANSCEIVER
October 13, 2000 / Revision C
Serial to Parallel Conversion
Once bit synchronization has been attained by the
S2066 CRU, the S2066 must synchronize to the 10
bit word boundary. Word synchronization in the
S2066 is accomplished by detecting and aligning to
the 8B/10B K28.5 codeword. The S2066 will detect
and byte-align to either polarity of the K28.5. Each
channel of the S2066 will detect and align to a K28.5
anywhere in the data stream. The presence of a
K28.5 is indicated for each channel by the assertion
of the COM_DETx (Comma Detect) signal.
Data Output
Data is output on the DOUTx[0:9] outputs. The
COM_DETx signal is used to indicate the reception
of a valid K28.5 character and is driven concurrent
with the K28.5 character on the DOUTx[0:9] outputs.
The S2066 TTL outputs are optimized to drive 65
line impedances. Internal source matching provides
good performance on unterminated lines of reason-
able length.
Parallel Output Clock Rate
Two output clock modes are supported. When
CMODE is HIGH, a complementary TTL clock at the
data rate is provided on the RBC1/0x outputs. Data
should be clocked on the rising edge of RBC1x.
When CMODE is LOW, the S2066 outputs a
complementary TTL clock at 1/2 the data rate in
compliance with the the Gigabit Ethernet Physical
Media Attachment (PMA) specification. Data should
be latched on the rising edge of RBC1x and the
rising edge of RBC0x.
If consecutive K28.5 characters are received, the
S2066 RBC1/0x clock operates without glitches or
loss of cycles.
e
d
o
M
E
D
O
M
C
.
e
r
F
x
0
C
B
R
e
d
o
M
k
c
o
C
f
H
0
z
H
M
5
6
e
d
o
M
k
c
o
C
l
F
1
z
H
M
5
2
1
Table 4. Output Clock Modes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S2067 | Dual Serial Backplane Transceiver with Dual I/O(帶雙傳送接收串行I/O的雙收發(fā)器) |
| S2068 | Dual GigaBit Ethernet Transceiver(雙千兆位以太網(wǎng)收發(fā)器) |
| S2070 | Fibre Channel and GigaBit Ethernet Transceiver(帶片上鎖相環(huán)的光纖通道/千兆位以太網(wǎng)收發(fā)器) |
| S2071 | Four Port Bypass for FC-AL(用于FC-AL的四端口旁路電路) |
| S2072 | Four Port Bypass and Repeater for FC-AL(用于FC-AL的四端口旁路電路和中繼器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S2066A | 制造商:AMCC 功能描述:ETHERNET TXRX SGL CHIP 4-PORT 3.3V 1.25GBPS 208TBGA - Trays |
| S2067TB | 制造商:AppliedMicro 功能描述:Backplane Transceiver 156-Pin TBGA |
| S2067TRI | 制造商:AMCC 功能描述:SBP DUAL PORT XCVR W/DUAL I/O (ROHS EQUIV OF S2067TB) - Trays |
| S2068TBI | 制造商:AppliedMicro 功能描述:DUAL GIGABIT ETHERNET TRANSCEIVER |
| S2068TBI001 | 制造商:AppliedMicro 功能描述:DATACOM, ETHERNET TRANSCEIVER, 156 Pin Plastic BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。