參數(shù)資料
型號(hào): S2066
廠商: Applied Micro Circuits Corp.
英文描述: Quad GigaBit Ethernet Transceiver(四千兆位以太網(wǎng)收發(fā)器)
中文描述: 四個(gè)千兆以太網(wǎng)收發(fā)器(四千兆位以太網(wǎng)收發(fā)器)
文件頁數(shù): 5/28頁
文件大?。?/td> 301K
代理商: S2066
5
S2066
QUAD GIGABIT ETHERNET TRANSCEIVER
October 13, 2000 / Revision C
TRANSMITTER DESCRIPTION
The transmitter section of the S2066 contains a
single PLL which is used to generate the serial rate
transmit clock for all transmitters. Transmitter
functionalities are shown schematically in Figure 3.
Four channels are provided with a variety of options
regarding input clocking and loopback. The transmit-
ters operate at 1.250 GHz, 10 or 20 times the refer-
ence clock frequency.
Data Input
The S2066 has been designed to simplify the paral-
lel interface data transfer and provides flexibility in
the clocking of parallel data. Prior implementations
of this function have either forced the user to syn-
chronize transmit data to the reference clock or to
provide the output clock as a reference to the PLL,
resulting in increased jitter at the serial interface.
The S2066 incorporates a unique FIFO structure
which enables the user to provide a “clean” refer-
ence source for the PLL and to accept a separate
external clock which is used exclusively to reliably
clock data into the device.
The S2066 also provides a system clock output,
TCLKO, which is derived from the internal VCO. The
frequency of this output is constant at the parallel
word rate, 1/10 the serial data rate, regardless of
whether the reference is provided at 1/10 or 1/20 the
serial data rate. This clock can be used by upstream
circuitry as a system clock. See Table 1.
Data to be input to the S2066 should be coded to
insure transition density and DC balance. Data is
input to each channel of the S2066 as a 10 bit wide
word. An input FIFO and a clock input,
TBCx, are
provided for each channel of the S2066. The device
can operate in two different modes. The S2066 can
be configured to use either the TBCx (TBC MODE)
input or the REFCLK input (REFCLK MODE). Table
2 provides a summary of the input modes for the
S2066.
Operation in the TBC MODE makes it easier for us-
ers to meet the relatively narrow setup and hold time
window required by the 125 Mbps 10 bit interface.
The TBC signal is used to clock the data into an
internal holding register and the S2066 synchronizes
its internal data flow to ensure stable operation.
REFCLK, not TBCx, is used as the reference for the
DIN PLL. This ensures minimum jitter on the high
speed serial data stream.
E
D
O
M
T
n
o
r
e
p
O
0
.
n
n
a
h
c
l
r
d
e
s
u
K
L
C
F
E
R
.
d
o
M
K
L
C
F
E
R
1
l
o
a
d
k
c
o
o
d
e
s
u
x
C
B
T
.
d
o
M
.
O
C
B
T
F
E
T
A
R
L
E
S
K
L
C
K
c
L
n
C
e
u
F
E
q
e
R
r
y
F
t
u
p
t
u
O
l
e
S
e
R
0
K
q
L
e
r
C
F
T
0
0
0
1
R
D
S
s
p
b
M
0
5
2
1
0
1
R
D
S
0
1
0
2
R
D
S
s
p
b
M
0
5
2
1
0
1
R
D
S
1
0
0
1
R
D
S
s
p
b
M
5
2
6
0
1
R
D
S
1
1
0
2
R
D
S
s
p
b
M
5
2
6
0
1
R
D
S
Table 2. Input Modes
Table 1. Operating Rates
REFCLK
S2066
125 MHz or 62.5 MHz
TBCx
DINx[0:9]
REF
OSCILLATOR
MAC
ASIC
TCLKO
PLL
Figure 5. DIN Clocking with TBC
Note that internal synchronization of FIFOs is performed upon
de-assertion of RESET.
Note: SDR = Serial Data Rate.
相關(guān)PDF資料
PDF描述
S2067 Dual Serial Backplane Transceiver with Dual I/O(帶雙傳送接收串行I/O的雙收發(fā)器)
S2068 Dual GigaBit Ethernet Transceiver(雙千兆位以太網(wǎng)收發(fā)器)
S2070 Fibre Channel and GigaBit Ethernet Transceiver(帶片上鎖相環(huán)的光纖通道/千兆位以太網(wǎng)收發(fā)器)
S2071 Four Port Bypass for FC-AL(用于FC-AL的四端口旁路電路)
S2072 Four Port Bypass and Repeater for FC-AL(用于FC-AL的四端口旁路電路和中繼器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S2066A 制造商:AMCC 功能描述:ETHERNET TXRX SGL CHIP 4-PORT 3.3V 1.25GBPS 208TBGA - Trays
S2067TB 制造商:AppliedMicro 功能描述:Backplane Transceiver 156-Pin TBGA
S2067TRI 制造商:AMCC 功能描述:SBP DUAL PORT XCVR W/DUAL I/O (ROHS EQUIV OF S2067TB) - Trays
S2068TBI 制造商:AppliedMicro 功能描述:DUAL GIGABIT ETHERNET TRANSCEIVER
S2068TBI001 制造商:AppliedMicro 功能描述:DATACOM, ETHERNET TRANSCEIVER, 156 Pin Plastic BGA