- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374647 > S2066 (Applied Micro Circuits Corp.) Quad GigaBit Ethernet Transceiver(四千兆位以太網(wǎng)收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | S2066 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | Quad GigaBit Ethernet Transceiver(四千兆位以太網(wǎng)收發(fā)器) |
| 中文描述： | 四個(gè)千兆以太網(wǎng)收發(fā)器（四千兆位以太網(wǎng)收發(fā)器） |
| 文件頁數(shù)： | 7/28頁 |
| 文件大?。?/td> | 301K |
| 代理商： | S2066 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
7
S2066
QUAD GIGABIT ETHERNET TRANSCEIVER
October 13, 2000 / Revision C
The S2066 synthesizes a serial transmit clock from
the reference signal provided. The S2066 will obtain
phase and frequency lock within 2500 bit times after
the start of receiving reference clock inputs. Reliable
locking of the transmit PLL is assured, but a lock-
detect output is NOT provided.
Test Functions
The S2066 can be configured for factory test to aid
in functional testing of the device. When in the test
mode, the internal transmit and receive voltage-con-
trolled oscillator (VCO) is bypassed and the refer-
ence clock substituted. This allows full functional
testing of the digital portion of the chip or bypassing
the internal synthesized clock with an external clock
source. (See the section Other Operating Modes.)
Reference Clock Input
The reference clock input must be supplied with a
low-jitter clock source. All reference clocks in a sys-
tem must be within 200 ppm of each other to insure
that the clock recovery units can lock to the serial
data.
The frequency of the reference clock must be either
1/10 the serial data rate, CLKSEL = 0, or 1/20 the
serial data rate, CLKSEL
= 1. Note that in both
cases, the frequency of the parallel word rate output,
TCLKO, is constant at 1/10 the serial data rate.
Serial Data Outputs
The S2066 provides LVPECL level serial outputs.
Each high speed output should be provided with a
resistor to VSS (Gnd) near the device. A value of
4.5K
provides optimal performance with minimum
impact on power dissipation. The resistance may be
as low as 450
, but will dissipate additional power
with no substantive performance improvement.
Transmit FIFO Initialization
The transmit FIFO must be initialized after stable
delivery of data and TBC to the parallel interface,
and before entering the normal operational state of
the circuit. FIFO initialization is performed upon the
de-assertion of the RESET signal. The DIN FIFO is
automatically reset upon power up immediately after
the DIN PLL obtains stable frequency lock. If the
circuit has not reached steady state timing at this
point, then the user must initialize by asserting the
RESET signal. The TCLKO output will operate nor-
mally even when RESET is asserted and is available
for use as an upstream clock source.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S2067 | Dual Serial Backplane Transceiver with Dual I/O(帶雙傳送接收串行I/O的雙收發(fā)器) |
| S2068 | Dual GigaBit Ethernet Transceiver(雙千兆位以太網(wǎng)收發(fā)器) |
| S2070 | Fibre Channel and GigaBit Ethernet Transceiver(帶片上鎖相環(huán)的光纖通道/千兆位以太網(wǎng)收發(fā)器) |
| S2071 | Four Port Bypass for FC-AL(用于FC-AL的四端口旁路電路) |
| S2072 | Four Port Bypass and Repeater for FC-AL(用于FC-AL的四端口旁路電路和中繼器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S2066A | 制造商:AMCC 功能描述:ETHERNET TXRX SGL CHIP 4-PORT 3.3V 1.25GBPS 208TBGA - Trays |
| S2067TB | 制造商:AppliedMicro 功能描述:Backplane Transceiver 156-Pin TBGA |
| S2067TRI | 制造商:AMCC 功能描述:SBP DUAL PORT XCVR W/DUAL I/O (ROHS EQUIV OF S2067TB) - Trays |
| S2068TBI | 制造商:AppliedMicro 功能描述:DUAL GIGABIT ETHERNET TRANSCEIVER |
| S2068TBI001 | 制造商:AppliedMicro 功能描述:DATACOM, ETHERNET TRANSCEIVER, 156 Pin Plastic BGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。