參數(shù)資料
型號(hào): S2062
廠商: Applied Micro Circuits Corp.
英文描述: Dual Serial Backplane Transceiver(用于以太網(wǎng),光纖通道高速串行數(shù)據(jù)傳送的雙收發(fā)器)
中文描述: 雙串行背板收發(fā)器(用于以太網(wǎng),光纖通道高速串行數(shù)據(jù)傳送的雙收發(fā)器)
文件頁(yè)數(shù): 7/27頁(yè)
文件大?。?/td> 289K
代理商: S2062
7
S2062
DUAL SERIAL BACKPLANE DEVICE
October 13, 2000 / Revision C
Figure 6. DIN Data Clocking with TCLK
A special input, SOF, is provided for each channel to
simplify the generation of the K28.5 character. When
SOF is asserted, the K28.5 character is generated
regardless of the data on the parallel input. The K28.5
character can be of either positive or negative parity,
depending on the current running disparity. Table 4
shows the mapping of the 8B/10B characters repre-
sentation. Data is transmitted bit “a” or DIN[0] first.
In addition to data and K characters, the S2062 can
also generate a unique sync sequence consisting of
16 consecutive K28.5 characters. This event is initi-
ated by the simultaneous assertion of KGENx and
SOFx for one clock period. The SOFx and KGENx
inputs should be held low until the sync sequence has
completed. The sync sequence may start with either a
positive or negative parity K28.5. (Depending on the
current running disparity.) The parity of the second
and third K28.5 are inverse with respect to a valid 8B/
REFCLK
S2062
VCO/10 or VCO/20
TCLKx
DINx[0:7]
REF
OSCILLATOR
MAC
ASIC
TCLKO
PLL
1
1. A.X. Widner and P.A. Franaszek, "A Byte-Oriented DC Bal-
anced (0,4) 8B/10B Transmission Code," IBM Research Report
RC9391, May 1982.
x
F
O
S
x
N
E
G
K
t
u
p
t
u
O
N
I
D
2
6
0
2
S
0
0
a
D
l
P
d
e
d
o
c
n
E
0
1
e
a
T
y
b
d
e
n
d
s
a
r
]
N
I
D
a
h
d
n
C
a
K
3
1
0
r
a
h
C
5
2
K
1
1
,
+
-
-
+
a
h
-
+
+
-
c
d
w
+
-
+
+
-
6
-
+
1
l
e
-
+
+
-
p
S
+
-
r
-
+
-
-
+
-
-
+
+
-
+
10B sequence. Parity of the remaining K28.5 alter-
nate in accordance with the 8B/10B coding standard.
Thus, the parity of the K28.5 pattern consists of + + - -
+ - + - + - + - + - + - or - - + + - + - + - + - + - + - +.
Table 2 shows the transmitter control signals.
Frequency Synthesizer (PLL)
The S2062 synthesizes a serial transmit clock from
the reference signal. Upon startup, the S2062 will
obtain phase and frequency lock within 2500 bit
times after the start of receiving reference clock in-
puts. Reliable locking of the transmit PLL is assured,
but a lock-detect output is NOT provided.
Table 2. Transmitter Control Signals
Note that internal synchronization of FIFOs is performed upon
de-assertion of RESET.
E
D
O
M
T
n
o
r
e
p
O
0
o
d
e
s
u
K
L
C
r
s
F
E
O
R
.
d
o
M
o
K
L
a
d
.
n
C
k
n
F
c
a
E
R
o
h
c
l
F
1
k
c
o
n
n
a
o
h
c
d
e
s
l
u
x
C
s
B
O
T
.
d
F
o
M
o
C
B
a
d
T
.
r
Table 1. Input Modes
Figure 7. DIN Clocking with REFCLK
REFCLK
S2062
TCLKx
DINx[0:7]
REF
OSCILLATOR
MAC
ASIC
TCLKO
PLL
VC0/10
相關(guān)PDF資料
PDF描述
S2064 Quad Serial Backplane Device(用于以太網(wǎng),光纖通道高速串行數(shù)據(jù)傳送的四收發(fā)器)
S2065 Quad Serial Backplane Device with Dual I/O(帶雙傳送接收串行I/O的四收發(fā)器)
S2066 Quad GigaBit Ethernet Transceiver(四千兆位以太網(wǎng)收發(fā)器)
S2067 Dual Serial Backplane Transceiver with Dual I/O(帶雙傳送接收串行I/O的雙收發(fā)器)
S2068 Dual GigaBit Ethernet Transceiver(雙千兆位以太網(wǎng)收發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S2062TB 制造商:AppliedMicro 功能描述:Backplane Transceiver 156-Pin TBGA
S2065A 制造商:AppliedMicro 功能描述:Backplane Transceiver 208-Pin TBGA
S2065J 功能描述:SCR 65A 200V RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復(fù)關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流(在 VDRM IDRM 下):5 uA 開啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流(Ih 最大值):75 mA 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube
S2065J 制造商:Littelfuse 功能描述:Thyristor Thyristor/Triac Type:SCR
S2065J_ 功能描述:SCR - Use 576-S2065J RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復(fù)關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流(在 VDRM IDRM 下):5 uA 開啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流(Ih 最大值):75 mA 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube