
Epson Research and Development
Page 15
Vancouver Design Center
Windows CE 3.x Display Driver
S1D13A05
Issue Date: 02/04/04
X40A-E-002-01
Comments
The display driver is CPU independent, allowing use of the driver code for several
Windows CE Platform Builder supported platforms. The file s1dflat.cpp will require
editing for the correct values of PhysicalPortAddr, PhysicalVmemAddr, etc.
The sample code defaults to a 320x240 8-bit color passive LCD panel in SwivelView 0°
mode (landscape) with a color depth of 8 bpp. To support other settings, use
13a05cfg.exe to generate a proper mode0.h file. For further information, refer to the
13A05CFG Configuration Program User Manual, document number X40A-B-001-xx.
By default, the 13A05CFG program assumes PCI addressing for the S1D13A05 evalua-
tion board. This means that the display driver will automatically locate the S1D13A05
by scanning the PCI bus (currently only supported for the CEPC platform). If you select
the address option “Other” and fill in your own custom addresses for the registers and
video memory, then the display driver will not scan the PCI bus and will use the specific
addresses you have chosen.
If you are running the display driver on hardware other than the S1D13A05 evaluation
board, you must ensure that your hardware provides the correct clock frequencies for
CLKI and CLKI2. 13A05CFG defaults to 50MHz for both CLKI and CLKI2.
On the evaluation board, the display driver will correctly program the clock chip to
support the CLKI and CLKI2 frequencies. On customer hardware, you must ensure that
the clocks you provide to all clock inputs match the settings you chose in the Clocks tab
of the 13A05CFG program. For more information on setting the clocks, see the
13A05CFG Configuration Program User Manual, document number X40A-B-001-xx.
If you run the S1D13A05 with a single clock source, make sure your clock sources for
PCLK, BCLK, and MCLK are correctly set to use the correct clock input source. Also
ensure that you enable the clock dividers as required for different display hardware.
If you are using 13a05cfg.exe to produce multiple MODE tables, make sure you change
the Mode Number setting for each mode table you generate. The display driver supports
multiple mode tables, but only if each mode table has a unique mode number. For more
information on setting the mode number, see the 13A05CFG Configuration Program
User Manual, document number X40A-B-001-xx.
13A05CFG assumes you are using the S1D13A05 evaluation board, and defaults the
Panel Power control to GPIO0. 13A05CFG allows you to change the GPIO pin used to
control panel power, or to disable the use of GPIO pins altogether. If this is changed
from the default, your driver will no longer be able to control panel power on the
S1D13A05 evaluation board, and your panel may not be powered up correctly.
At this time, the driver has been tested on the x86 CPUs and have been run with Plat-
form Builder v3.00.