
Epson Research and Development
Page 25
Vancouver Design Center
Hardware Functional Specification
S1D13A05
Issue Date: 2003/05/01
X40A-A-001-04
Revision 4.0
RD/WR#
F3
LI
This input pin has multiple functions.
For Generic #1, this pin inputs the read command for the upper data
byte (RD1#).
For Generic #2, this pin must be tied to IO VDD.
For SH-3/SH-4, this pin inputs the RD/WR# signal. The S1D13A05
needs this signal for early decode of the bus cycle.
For MC68K #1, this pin inputs the R/W# signal.
For MC68K #2, this pin inputs the R/W# signal.
For REDCAP2, this pin inputs the R/W signal.
For DragonBall, this pin must be tied to IO VDD.
RD#
E1
LI
This input pin has multiple functions.
For Generic #1, this pin inputs the read command for the lower data byte
(RD0#).
For Generic #2, this pin inputs the read command (RD#).
For SH-3/SH-4, this pin inputs the read signal (RD#).
For MC68K #1, this pin must be tied to IO VDD.
For MC68K #2, this pin inputs the bus size bit 1 (SIZ1).
For REDCAP2, this pin inputs the output enable (OE).
For DragonBall, this pin inputs the output enable (OE).
WAIT#
G1
LB2A
Hi-Z
During a data transfer, this output pin is driven active to force the system to
insert wait states. It is driven inactive to indicate the completion of a data
transfer. WAIT# is released to the high impedance state after the data
transfer is complete. Its active polarity is configurable.
For Generic #1, this pin outputs the wait signal (WAIT#).
For Generic #2, this pin outputs the wait signal (WAIT#).
For SH-3 mode, this pin outputs the wait request signal (WAIT#).
For SH-4 mode, this pin outputs the device ready signal (RDY#).
For MC68K #1, this pin outputs the data transfer acknowledge signal
(DTACK#).
For MC68K #2, this pin outputs the data transfer and size acknowledge
bit 1 (DSACK1#).
For REDCAP2, this pin is unused (Hi-Z).
For DragonBall, this pin outputs the data transfer acknowledge signal
(DTACK).
Note: This pin should be tied to the inactive voltage level as selected by
CNF5, using a pull-up or pull-down resistor. If CNF5 = 1, the WAIT# pin
should be tied low using a pull-down resistor. If CNF5 = 0, the WAIT# pin
should be tied high using a pull-up resistor. If WAIT# is not used, this pin
should be tied either high or low using a pull-up or pull-down resistor.
RESET#
F1
LI
Active low input to set all internal registers to the default state and to force all
signals to their inactive states.
Table 4-2: Host Interface Pin Descriptions
Pin Name
PFBGA
Pin #
I/O type
(see key
above)
RESET#
State
Description