- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69306 > R5F212ACSDFP 16-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | R5F212ACSDFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP48 |
| 封裝： | 10 X 10 MM, 0.50 MM PITCH, PLASTIC, LQFP-48 |
| 文件頁數(shù)： | 39/138頁 |
| 文件大?。?/td> | 492K |
| 代理商： | R5F212ACSDFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁
220
4317K–AVR–03/2013
AT90PWM2/3/2B/3B
The following code example shows a simple EUSART receive function.
Note:
The example code assumes that the part specific header file is included.
For I/O Registers located in extended I/O map, “IN”, “OUT”, “SBIS”, “SBIC”, “CBI”, and “SBI”
instructions must be replaced with instructions that allow access to extended I/O. Typically “LDS”
and “STS” combined with “SBRS”, “SBRC”, “SBR”, and “CBR”.
19.5.3
Receiving 17 Data Bit Frames
In this configuration the seventeenth bit shoud be read from the RXB8 bit register, the rest of the
most significant bits (9, 10, 11, 12, 13, 14, 15 and 16) should be read from the EUDR register,
before the low byte of the character is read from UDR.
19.5.4
Receive Complete Flag and Interrupt
The EUSART Receiver has the same USART flag that indicates the Receiver state.
See “Receive Complete Flag and Interrupt” in USART section.
19.5.5
Receiver Error Flags
When the EUSART is not configured in Manchester mode, the EUSART has the three same
errors flags as standard mode: Frame Error (FE), Data OverRun (DOR) and Parity Error (UPE).
All can be accessed by reading UCSRA. (See “Receiver Error Flags” in USART section).
When the EUSART is configured in Machester mode, the EUSART has two errors flags: Data
OverRun (DOR), and Manchester framing error (FEM bit of EUCSRC).
TABLE 3.
Assembly Code Example(1)
EUSART_Receive:
; Wait for data to be received
sbis
UCSRA, RXC
rjmp
EUSART_Receive
; Get MSB (r15), LSB (r16)
lds
r15, EUDR
lds
r16, UDR
ret
C Code Example
(1)
unsigned int
EUSART_Receive( void )
{
unsigneg int rx_data
/* Wait for data to be received */
while
( !(UCSRA & (1<<RXC)) )
;
/* Get and return received data from buffer */
rx_data=EUDR;
rx_data=rx_data<<8+UDR;
return
rx_data;
}
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| R5F212BCSNFP | 16-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP48 |
| R5F212BASNFP | 16-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP48 |
| R5F212ACSNFP | 16-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP48 |
| R5F212BASNLG | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PBGA64 |
| R5F212BCSNLG | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PBGA64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| R5F212ACSDFP#U0 | 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT R8C2A 64LQFP |
| R5F212ACSDFP#V2 | 制造商:Renesas Electronics Corporation 功能描述:R8C/2A 128+0/7.5 64LQFP 10X10 -40 TO +85 - Trays 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 128KB FLASH 64LQFP |
| R5F212ACSDXXXFA | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU R8C FAMILY / R8C/2x SERIES |
| R5F212ACSDXXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS MCU R8C FAMILY / R8C/2x SERIES |
| R5F212ACSNFA | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。