- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296941 > QL6325-4PB516C (QUICKLOGIC CORP) FPGA, 1536 CLBS, 320640 GATES, PBGA516 PDF資料下載
參數(shù)資料
| 型號： | QL6325-4PB516C |
| 廠商： | QUICKLOGIC CORP |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 1536 CLBS, 320640 GATES, PBGA516 |
| 封裝： | 1.27 MM PITCH, PLASTIC, BGA-516 |
| 文件頁數(shù)： | 16/38頁 |
| 文件大?。?/td> | 1093K |
| 代理商： | QL6325-4PB516C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
2002 QuickLogic Corporation
23
QL6325 Eclipse Data Sheet Rev C
Table 17: Dedicated Pin Descriptions
Pin
Function
Description
CLK
High-drive input and/or global
clock network driver
Can be configured as either input or global clock
I/O(A)
Input/Output pin
The I/O pin is a bi-directional pin, configurable to either an input-
only, output-only, or bi-directional pin. The A inside the
parenthesis means that the I/O is located in Bank A. If an I/O is
not used, SpDE (QuickWorks Tool) provides the option of tying
that pin to GND, V
CC, or TriState during programming.
V
CC
Power supply pin
Connect to 2.5 V supply
V
CCIO(A)
Input voltage tolerance pin
This pin provides the flexibility to interface the device with either a
3.3 V device or a 2.5 V device. The A inside the parenthesis
means that V
CCIO is located in BANK A. Every I/O pin in Bank A
will be tolerant of VCCIO input signals and will output VCCIO level
signals. This pin must be connected to either 3.3 V or V
CC.
GND
Ground pin
Connect to ground
PLLIN
PLL clock input
Clock input for PLL
DEDCLK
Dedicated clock pin
Low skew global clock
GNDPLL
Ground pin for PLL
Connect to GND
INREF(A)
Differential reference voltage
The INREF is the reference voltage pin for GTL+, SSTL2, and
STTL3 standards. Follow the recommendations provided in
Table 14 for the appropriate standard. The A inside the
parenthesis means that INREF is located in BANK A. This pin
should be tied to GND if not needed.
PLLOUT
PLL output pin
Dedicated PLL output pin; otherwise, may be left unconnected
IOCTRL(A)
Highdrive input
This pin provides fast RESET, SET, CLOCK, and ENABLE access
to the I/O cell flip-flops, providing fast clock-to-out and fast I/O
response times. This pin can also double as a high-drive pin to the
internal logic cells. The A inside the parenthesis means that
IOCTRL is located in Bank A. This pin should be tied to GND or
V
CC if it is not used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL8150-6PTN196M | FPGA, 640 CLBS, 188946 GATES, PBGA196 |
| QL8150-8PTN196C | FPGA, 640 CLBS, 188946 GATES, PBGA196 |
| QL8150-8PTN196I | FPGA, 640 CLBS, 188946 GATES, PBGA196 |
| QL8150-6PFN144C | FPGA, 640 CLBS, 188946 GATES, PQFP144 |
| QL8150-6PFN144I | FPGA, 640 CLBS, 188946 GATES, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL6325PQ208 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| QL6325PT280 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| QL63D5SA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:InGaAlP Laser Diode |
| QL63F5SA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:InGaAlP Laser Diode |
| QL63H5S-A | 制造商:ROITHNER 制造商全稱:ROITHNER 功能描述:INGaAIP Laser Diode |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。