參數(shù)資料
型號(hào): QL6325-4PB516C
廠商: QUICKLOGIC CORP
元件分類: FPGA
英文描述: FPGA, 1536 CLBS, 320640 GATES, PBGA516
封裝: 1.27 MM PITCH, PLASTIC, BGA-516
文件頁數(shù): 13/38頁
文件大?。?/td> 1093K
代理商: QL6325-4PB516C
20
2002 QuickLogic Corporation
QL6325 Eclipse Data Sheet Rev C
JTAG
Figure 24: JTAG Block Diagram
Microprocessors and Application Specific Integrated Circuits (ASICs) pose many design
challenges, not in the least of which concerns the accessibility of test points. The Joint Test
Access Group (JTAG) formed in response to this challenge, resulting in IEEE standard
1149.1, the Standard Test Access Port and Boundary Scan Architecture.
The JTAG boundary scan test methodology allows complete observation and control of the
boundary pins of a JTAG-compatible device through JTAG software. A Test Access Port
(TAP) controller works in concert with the Instruction Register (IR), which allow users to run
three required tests along with several user-defined tests.
JTAG tests allow users to reduce system debug time, reuse test platforms and tools, and reuse
subsystem tests for fuller verification of higher level system elements.
TCK
TMS
TRSTB
RDI
TDO
Instruction Decode
&
Control Logic
TAp Controller
State Machine
(16 States)
Instruction Register
Boundary-Scan Register
(Data Register)
Mux
Bypass
Register
Mux
Internal
Register
I/O Registers
User Defined Data Register
相關(guān)PDF資料
PDF描述
QL8150-6PTN196M FPGA, 640 CLBS, 188946 GATES, PBGA196
QL8150-8PTN196C FPGA, 640 CLBS, 188946 GATES, PBGA196
QL8150-8PTN196I FPGA, 640 CLBS, 188946 GATES, PBGA196
QL8150-6PFN144C FPGA, 640 CLBS, 188946 GATES, PQFP144
QL8150-6PFN144I FPGA, 640 CLBS, 188946 GATES, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL6325PQ208 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
QL6325PT280 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
QL63D5SA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:InGaAlP Laser Diode
QL63F5SA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:InGaAlP Laser Diode
QL63H5S-A 制造商:ROITHNER 制造商全稱:ROITHNER 功能描述:INGaAIP Laser Diode