
3;%(
Data Sheet
2-33
04.2000
)XQFWLRQDO'HVFULSWLRQ
)LJXUH
&RQWLQXLW\&KHFN&HOO*HQHUDWLRQ6WDWH'LDJUDP
At the CC termination point (see
ILJXUH
discard of CC cells (see
ILJXUH
, marker
ó
)
declaration of LOC
GHIHFW
state and insertion of AIS cells in one second intervals after
3.5 seconds absence of user or OAM cells (see
ILJXUH
, marker
ì
)
declaration of LOC
IDLOXUH
state if LOC defect state persists for 2.5 seconds.
):
)LJXUH
&RQWLQXLW\&KHFN(YDOXDWLRQ6WDWH'LDJUDP
The LOC failure state is notified to the control processor, while still AIS cells are automatically
generated. This additional filtering according to the standards avoids frequent notifications to the
microprocessor due to sporadic errors (see bits 3..0 of register ISR0,
VHFWLRQ
All cell insertions are initiated by the SCAN mechanism (see
VHFWLRQ
given are default values, recommended by I.610 [ ]. The PXB 4340 AOP allows to program
these values in multiples of the SCAN frequency which in turn is given by the microprocessor.
The corresponding register is named SCCONF0 (see
VHFWLRQ
).
). The delay times
page 78).
CC active
CC inactive
setup of
new connection
CC activated for
VPC/VCC by uP
CC deactivated for
VPC/VCC by uP
Insert CC cell if
no user cell transmitted
for programmable Ts
(<= 1.5 sec, default 1 sec)
CC active
notification to uP
notification to uP
CC inactive
Loss of
Continuity
Failure
Send periodically AIS/RDI
every 1 second
Loss of
Continuity
Defect
setup of
new connetion
CC activated for
VPC/VCC by uP
CC deactivated for
VPC/VCC by uP
First valid ATM cell
for VPC/VCC received
No valid ATM cell for VPC/VCC
received for programmable
Tr (<= 7.5 sec, default: 3.5 sec)
First valid ATM cell
for VPC/VCC received
No valid ATM cell for VPC/VCC
received for programmable
Tdef (<= 7.5 sec, default: 2.5 sec)
Send periodically AIS/RDI
every 1 second