- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378089 > PXB4330E (INFINEON TECHNOLOGIES AG) ICs for Communications PDF資料下載
參數(shù)資料
| 型號(hào)： | PXB4330E |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | ICs for Communications |
| 中文描述： | 通信集成電路 |
| 文件頁(yè)數(shù)： | 22/185頁(yè) |
| 文件大?。?/td> | 2552K |
| 代理商： | PXB4330E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)
3;%(
Data Sheet
2-22
04.2000
)XQFWLRQDO'HVFULSWLRQ
)XQFWLRQDO'HVFULSWLRQ
2YHUYLHZ
The PXB 4340 AOP provides full standardized OAM functionality of the ATM layer in one device,
covering the functions Fault Management (AIS, RDI, CC, LB) and Performance Monitoring (FM
flow, BR flow, Data Collection). It has STM-4/OC-12 equivalent throughput in upstream and
downstream direction.
The AIS, RDI, CC mechanism can be applied to a range of up to 16K (=16384) connections.
Performance Monitoring can be done for 128 connections simultaneously with each connection
selectable from up- or downstream direction. Loopback functionality can be applied to the full
range of up to 16K connections (see
VHFWLRQ
Data cells are transferred via industry standard Level 2, single-port/ multi-port UTOPIA
interfaces based on cell level handshake. They can be adjusted for 8-bit or 16-bit data transfer.
The ATM side UTOPIA interface is operating in slave mode, the PHY side UTOPIA interface in
master mode. The PHY number of a cell is transported transparently through the chip, i.e. a cell
input at an UTOPIA receive interface with the PHY number P is output at the corresponding
UTOPIA transmit interface with the same PHY number P. Note that the PHY number is not the
UTOPIA address, but contains address and handshake line pair information (see
VHFWLRQ
Two 32 bit external SSRAM blocks are provided for OAM data storage for each connection.
Their size is depending on the number of supported connections (see
VHFWLRQ
Chip control is performed by a standard 16-bit asynchronous microprocessor interface (e.g. for
80386EX). The microprocessor can access the external RAMs any time during operation. This
is necessary for connection set up/release, data read/modify/write and configuration adjustment.
The external RAM is not memory mapped into the microprocessor address range. Accesses
occur via a transfer register set using transfer commands or via DMA (see
VHFWLRQ
141). All functions are supported to a great extent in HW, so that SW effort is minimized.
page 27 and
VHFWLRQ
page 34).
)
page 139).
page
7KURXJKSXW
Data throughput is depending on the chip operating clock SYSCLK, which is used for the chip
core and the external SSRAMs. The PXB 4340 AOP needs 32 cycles of the SYSCLK to process
one ATM cell. Thus in 32 cycles 64 octets are transported through the chip for a 53 octet ATM
cell, giving a penalty of 53/64. Hence the ATM cell throughput is:
ATM cell throughput[Mbit/s] = SYSCLK[MHz] x 16 x 53/64 = SYSCLK[MHz] x 13.25
For a frequency of 51.84 MHz the throughput is 686.88 Mbit/s. The 51.84 MHz are easy to
generate, as this is 1/3 of 155.52 MHz, the generic SDH/SONET frequency.
The clock of the UTOPIA interfaces is independent of SYSCLK. It should be less or equal to the
SYSCLK frequency. This is not a restriction, as the transfer time for a cell in the UTOPIA
interface is only 27 clock cycles.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PXF4222 | Interworking Controller Next Generation |
| PXF4222E | Interworking Controller Next Generation |
| PXF4225E | ATM Interworking Controller |
| PXF4333 | ABM 3G ATM Buf fer Manager |
| PXF4333V11 | ABM 3G ATM Buf fer Manager |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PXB4330EV1.1 | 制造商:Infineon Technologies AG 功能描述:SP000007503_ABM 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PXB4330EV1.1-G | 制造商:Infineon Technologies AG 功能描述: |
| PXB4330EV2.1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PXB4340E | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Communications |
| PXB4340EV1.1-G | 制造商:Infineon Technologies AG 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。