參數(shù)資料
型號(hào): PXASCC
廠商: NXP Semiconductors N.V.
英文描述: CMOS 16-bit communications microcontroller(CMOS 16位通信微控制器)
中文描述: 的CMOS 16位微控制器通信的CMOS(16位通信微控制器)
文件頁(yè)數(shù): 22/42頁(yè)
文件大小: 229K
代理商: PXASCC
Philips Semiconductors
Preliminary specification
XA-SCC
CMOS 16-bit communications microcontroller
1999 Mar 29
22
Receive DMA Channel Modes
The Rx DMA channels have four DMA modes specifically designed
for various applications of the attached SCCs. These modes are
summarized in the following table. For full details on implementation
and use, see the XA-SCC User Manual.
Table 5. Rx DMA Modes Summary
Mode
Byte Count Source
Maskable Interrupt
Description
SDLC/HDLC Rx
Chaining
DMA stores byte count in header in
memory with data packet.
At end of received
packet
When a complete or aborted SDLC/HDLC
packet has been received, the packet byte count
and status information are stored in memory with
the packet. A maskable interrupt is generated.
Periodic Interrupt
Loaded by processor into DMA,
used only to determine the number
of bytes between interrupts.
Processor can infer the byte count
from the DMA address pointer.
When Byte Counter
reaches zero and is
reloaded by DMA
hardware from the byte
count register.
The DMA channel runs until commanded to stop
by the processor. It generates a maskable
interrupt once per n bytes, where n is the
number written once into the byte count register
by the processor, thus an interrupt is generated
once every n received bytes.
Processor specifies time out period between
incoming characters. If no character is received
within that time, interrupt is generated.
Asynchronous
Character Time Out
Byte Count can be calculated by
software from the DMA address
pointer.
If no character is
received within a
specified time out
period, then interrupt.
Asynchronous
Character Match
Byte Count can be calculated by
software from the DMA address
pointer.
When matched
character is stored in
memory.
There are four match registers, each incoming
character is compared to all four registers. When
a matched character is stored in memory by
DMA, a maskable interrupt is generated.
SU01127
DATA FIFO 3
DATA FIFO 2
DATA FIFO 1
DATA FIFO 0
Rx TIME OUT
FIFO CONTROL
DMA CONTROL
SEGMENT
BUFFER BASE
BUFFER BOUND
ADDRESS POINTER
BYTE COUNT
DATA FIFO 3
DATA FIFO 2
DATA FIFO 1
DATA FIFO 0
FIFO CONTROL
DMA CONTROL
SEGMENT
BUFFER BASE
BUFFER BOUND
ADDRESS POINTER
BYTE COUNT
Rx CHANNEL
Tx CHANNEL
Figure 6. Rx and Tx DMA Registers
相關(guān)PDF資料
PDF描述
PXASCCKFBE CMOS 16-bit communications microcontroller
PXB9202 ?Broadband Communication Controller
PXC2081 480CH 8bit TFT LCD Source Driver with mini-LVDS interface
PXC2081COF 480CH 8bit TFT LCD Source Driver with mini-LVDS interface
PXC2081TCP 480CH 8bit TFT LCD Source Driver with mini-LVDS interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PXASCCKFBE 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS 16-bit communications microcontroller
PXB 4210 EL V1.2-G 制造商:Lantiq 功能描述:LTQPXB 4210 EL V1.2-G LQ000001141_GRX288
PXB 4219 E V3.4 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
PXB 4220 E V3.4-G 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
PXB 4221 E V3.4-G 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝