- 您現(xiàn)在的位置：買賣IC網 > PDF目錄370028 > PXA250 (Intel Corp.) Intel-R PXA250 and PXA210 Applications Processors PDF資料下載
參數(shù)資料
| 型號： | PXA250 |
| 廠商： | Intel Corp. |
| 英文描述： | Intel-R PXA250 and PXA210 Applications Processors |
| 中文描述： | 英特爾- R的PXA250和PXA210應用處理器 |
| 文件頁數(shù)： | 42/46頁 |
| 文件大?。?/td> | 431K |
| 代理商： | PXA250 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁第43頁第44頁第45頁第46頁
PXA250 and PXA210
—
Electrical, Mechanical, and Thermal Specification
42
Datasheet
4.8
Peripheral Module AC Specifications
This section describes the AC Specifications for these peripheral units:
LCD
SSP
Table 20. Synchronous Memory Interface AC Specifications
1
Symbol
Description
MIN
MAX
Units,
Notes
SDRAM / SMROM / SDRAM-Timing Synchronous Flash (Synchronous)
tsynCLK
SDCLK period
10
20
ns, 2
tsynCMD
nSDCAS, nSDRAS, nWE, nSDCS assert time
1
sdclk
tsynRCD
nSDRAS to nSDCAS assert time
1
sdclk
tsynCAS
nSDCAS to nSDCAS assert time
2
sdclk
tsynSDOS
MA(25:0), MD(31:0), DQM(3:0), nSDCS(3:0), nSDRAS, nSDCAS,
nWE, nOE, SDCKE(1:0), RDnWR output setup time to SDCLK(2:0)
rise
3.8
ns, 3
tsynSDOH
MA(25:0), MD(31:0), DQM(3:0), nSDCS(3:0), nSDRAS, nSDCAS,
nWE, nOE, SDCKE(1:0), RDnWR output hold time from
SDCLK(2:0) rise
3.6
ns, 3
tsynSDIS
MD(31:0) read data input setup time from SDCLK(2:0) rise
0.5
ns
tsynDIH
MD(31:0) read data input hold time from SDCLK(2:0) rise
1.5
ns
Fast Flash (Synchronous READS only)
tffCLK
SDCLK period
15
20
ns, 4
tffAS
MA(25:0) setup to nSDCAS (as nADV) asserted
0.5
sdclk
tffCES
nCS setup to nSDCAS (as nADV) asserted
0.5
sdclk
tffADV
nSDCAS (as nADV) pulse width
1
sdclk
tffOS
nSDCAS (as nADV) deassertion to nOE assertion
3
sdclk
tffCEH
nOE deassertion to nCS deassertion
4
sdclk
NOTES:
1. These numbers are for a maximum 99.5 MHz MEMCLK and 99.5 MHz output SDCLK.
2. SDCLK for SDRAM, SMROM, and SDRAM-timing Synchronous Flash can be at the slowest, divide-by-2 of
the 99.5 MHz MEMCLK. It can be 99.5MHz at the fastest.
3. This number represents 1/2 SDCLK period.
4. SDCLK for Fast Flash can be at the slowest, divide-by-2 of the 99.5 MHz MEMCLK. It can be divide-by-2 of
the 132.7 MHz MEMCLK at its fastest.
相關PDF資料 |
PDF描述 |
|---|---|
| PXA255 | PXA255 Processor |
| PXA270 | Electrical, Mechanical, and Thermal Specification |
| PXAC37 | XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce |
| PXB16050U | NPN microwave power transistor |
| PY08-02 | INDUSTRIERELAIS FASSUNG PCB |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PXA250B2C400 | 制造商:Intel 功能描述:Microprocessor, 32 Bit, 256 Pin, Plastic, BGA |
| PXA250C0C400 | 制造商:Intel 功能描述:IC,MICROPROCESSOR,32-BIT,CMOS,BGA,256PIN,PLASTIC |
| PXA255 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:PXA255 Processor |
| PXA25VC22RMH70TP | 制造商:United Chemi-Con Inc 功能描述:Cap Aluminum 22uF 25V 20% (8 X 6.7mm) SMD 0.05 Ohm 1800mA 2000 hr 105°C T/R |
| PXA270 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Electrical, Mechanical, and Thermal Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復。