- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368095 > PPC405EX-NpAfffTx (Applied Micro Circuits Corp.) PowerPC 405EX Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | PPC405EX-NpAfffTx |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PowerPC 405EX Embedded Processor |
| 中文描述： | 嵌入式處理器的PowerPC 405EX |
| 文件頁數(shù)： | 61/67頁 |
| 文件大?。?/td> | 457K |
| 代理商： | PPC405EX-NPAFFFTX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當(dāng)前第61頁第62頁第63頁第64頁第65頁第66頁第67頁
PPC405EX – PowerPC 405EX Embedded Processor
Revision 1.09 - August 21, 2007
AMCC Proprietary
61
Preliminary Data Sheet
Table 22. I/O Timing—DDR SDRAM T
SK
, T
SA
, and T
HA
Table 23. I/O Timing—DDR SDRAM Write TimingT
SD
and T
HD
Notes:
1. T
SD
and T
HD
are measured under worst case conditions.
2. Clock speed for the values in the table is 200MHz.
3. The time values in the table include 1/4 of a cycle at 200MHz (5ns x 0.25 = 1.25 ns).
4. To obtain adjusted T
SD
and T
HD
values for lower clock frequencies, subtract 1.5 ns from the values in the table and add 1/4
of the cycle time for the lower clock frequency (for example, T
SD
1.25 + 0.25T
CYC
).
DDR SDRAM Read Operation
The Read of the incoming Data from the SDRAM is done on the rising and falling edges of the differential DQS
signal. The Data must be centered to these edges for correct operation.
The PPC405EX can delay with very fine granularity the DQS through register programming.
DDR SDRAM MemClkOut0 and Read Clock Delay
In order to accommodate timing variations introduced by the system designs using this chip, the three-stage data
path shown below is used to eliminate metastability and allow data sampling to be adjusted for minimum latency.
The data is stored in the eight Flip Flops of the Stage 1, such that it can be transferred later within a 8x period.
Signal Name
T
SK
(ns)
T
SA
(ns)
Minimum
T
HA
(ns)
Minimum
Minimum
Maximum
MemAddr00:14
BA0:2
BankSel0:1
MemClkEn
CAS
RAS
WE
0.20
0.20
+2.3
+2.3
Signal Names
Reference Signal
DQS0
DQS1
DQS2
DQS3
DQS4
T
SD
(ns)
0.84
0.84
0.84
0.84
0.84
T
HD
(ns)
1.15
1.15
1.15
1.15
1.15
MemData00:07, DM0
MemData08:15, DM1
MemData16:23, DM2
MemData24:31, DM3
ECC0:7, DM4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC405EX-SpAfffTx | PowerPC 405EX Embedded Processor |
| PPC405EZ-CSAfffTx | PowerPC 405EZ Embedded Processor |
| PPC405GP-3BE133C | Power PC 405GP Embedded Processor |
| PPC405GP-3KE133C | Power PC 405GP Embedded Processor |
| PPC405GP-3KE133CZ | Power PC 405GP Embedded Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC405EX-NPD400T | 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 600 MHZ, 2 PCIE, 2 10/100/1G ETHE - Trays |
| PPC405EX-NPD533T | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 600 MHZ, 2 PCIE, 2 10/100/1G ETHE - Trays |
| PPC405EX-NPD600T | 制造商:AppliedMicro 功能描述:POWER ARCHITECTURE 405EP PROCESSOR USED FOR GENERAL NETWORKING 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 600 MHZ, 2 PCIE, 2 10/100/1G ETHE - Trays |
| PPC405EX-NSA333T | 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 533 MHZ, 2 PCIE, 2 10/100/1G ETHE - Trays |
| PPC405EX-NSA400T | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 533 MHZ, 2 PCIE, 2 10/100/1G ETHE - Trays 制造商:AMCC 功能描述:AMCPPC405EX-NSA400T PCIE*2 WITHOUT ENGIN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。