參數(shù)資料
型號(hào): PI7C8150
英文描述: PCI Bridge | 2-Port PCI-to-PCI Bridge
中文描述: PCI橋| 2端口PCI至PCI橋
文件頁(yè)數(shù): 23/115頁(yè)
文件大?。?/td> 879K
代理商: PI7C8150
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
PI7C8150B
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 23 of 115
July 31, 2003 – Revision 1.031
!
PI7C8150B neither generates Type 0 configuration transactions on the primary PCI
bus nor responds to Type 0 configuration transactions on the secondary PCI buses.
3.2
SINGLE ADDRESS PHASE
A 32-bit address uses a single address phase. This address is driven on P_AD[31:0], and
the bus command is driven on P_CBE[3:0]. PI7C8150B supports the linear increment
address mode only, which is indicated when the lowest two address bits are equal to zero.
If either of the lowest two address bits is nonzero, PI7C8150B automatically disconnects
the transaction after the first data transfer.
3.3
DEVICE SELECT (DEVSEL_L) GENERATION
PI7C8150B always performs positive address decoding (medium decode) when accepting
transactions on either the primary or secondary buses. PI7C8150B never does subtractive
decode.
3.4
DATA PHASE
The address phase of a PCI transaction is followed by one or more data phases. A data
phase is completed when IRDY_L and either TRDY_L or STOP_L are asserted. A
transfer of data occurs only when both IRDY_L and TRDY_L are asserted during the same
PCI clock cycle. The last data phase of a transaction is indicated when FRAME_L is de-
asserted and both TRDY_L and IRDY_L are asserted, or when IRDY_L and STOP_L are
asserted. See Section 3.8 for further discussion of transaction termination.
Depending on the command type, PI7C8150B can support multiple data phase PCI
transactions. For detailed descriptions of how PI7C8150B imposes disconnect boundaries,
see Section 3.5.4 for write address boundaries and Section 3.6.3 read address boundaries.
3.5
WRITE TRANSACTIONS
Write transactions are treated as either posted write or delayed write transactions. Table
3-2 shows the method of forwarding used for each type of write operation.
Table 3-2. Write Transaction Forwarding
Type of Transaction
Memory Write
Memory Write and Invalidate
Memory Write to VGA memory
I/O Write
Type 1 Configuration Write
Type of Forwarding
Posted (except VGA memory)
Posted
Delayed
Delayed
Delayed
相關(guān)PDF資料
PDF描述
PI7C8150-33 PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8150A PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8150A-33 PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8150B PCI Bridge | Asynchronous 2-Port PCI Bridge
PI7C8152A ENHANCED 2- PORT TO PCI BRIDGE INTEL 21152 COMPORISON
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8150-33 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8150A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8150A-33 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bridge | 2-Port PCI-to-PCI Bridge
PI7C8150AMA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 208-Pin FQFP
PI7C8150AMA-33 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 208-Pin FQFP