
67
09/18/00 Rev 1.1
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
PI7C7100
ADVANCE INFORMATION
13.2.41 Config Register 1 or 2: Non-Posted Memory Base Register (read/write, bit 15-0; offset 70h)
This register defines the base address of the non-posted memory-mapped address range for forwarding the cycle through
the bridge. Upper twelve bits corresponding to address bits [31:20] are read/write. Lower 20 bits (19:0) are assumed to
be 00000h.
13.2.42 Config Register 1 or 2: Non-Posted Memory Limit Register (read/write, bit 31-16; offset 70h)
This register defines the upper limit address of the non-posted memory-mapped address range for forwarding the cycle
through the bridge. Upper twelve bits corresponding to address bits [31:20] are read/write. Lower 20 bits (19:0) are assumed
to be FFFFFh.
t
B
n
o
n
u
F
e
p
y
T
n
o
p
c
s
e
D
3
1
1
d
e
v
s
e
R
O
/
R
'
0
0
o
t
t
s
e
R
2
1
d
a
e
R
e
P
y
m
i
P
W
/
R
y
m
i
n
o
d
n
a
m
m
o
c
R
M
E
M
r
d
a
e
e
m
e
a
n
h
c
o
N
1
e
a
n
E
=
=
E
1
0
e
g
n
a
0
1
1
d
e
v
s
e
R
O
/
R
'
0
o
t
t
s
e
R
9
t
e
u
q
e
R
g
n
o
L
e
a
n
E
W
/
R
e
y
c
k
c
o
e
u
q
e
e
g
n
g
n
a
o
h
L
c
e
a
n
e
a
n
N
=
E
=
E
0
1
o
8
E
U
E
U
Q
T
D
t
s
e
R
W
/
R
e
u
e
u
Q
n
o
a
s
n
a
d
e
y
a
D
y
d
n
g
n
a
o
c
h
e
c
t
s
S
o
e
t
s
N
=
R
=
e
R
0
1
e
6
d
e
v
s
e
R
O
/
R
'
0
o
s
e
R
5
e
a
n
E
e
W
D
I
W
/
R
D
I
d
n
e
V
m
e
y
.
c
a
s
b
p
s
u
S
n
,
D
I
e
o
c
e
g
o
D
c
,
D
I
d
n
n
D
I
t
e
o
r
e
a
n
0
e
V
m
o
e
y
p
e
e
w
b
u
e
W
e
W
t
t
s
w
S
o
A
n
a
0
=
1
e
R
e
h
s
d
=
o
4
W
E
M
s
E
M
a
A
y
d
n
n
a
m
m
o
c
e
o
S
C
e
a
n
d
W
/
R
d
e
o
p
o
n
.
c
g
n
a
y
d
n
c
m
r
c
e
m
s
s
a
h
o
c
e
m
n
r
t
a
x
M
E
M
o
m
o
e
b
o
e
v
q
e
d
e
y
o
t
s
g
d
y
e
w
n
a
m
m
s
W
M
0
o
t
e
h
s
o
y
m
e
m
C
=
0
M
=
1
t
s
e
R
C
o
n
c
s
e
a
h
d
e
o
E
I
W
3
R
E
M
s
E
M
a
A
y
d
n
n
a
m
m
o
c
e
o
S
C
e
a
n
d
W
/
R
d
a
e
y
m
e
m
g
n
c
m
.
c
r
m
s
a
h
a
y
d
n
c
e
m
o
n
c
t
a
M
E
M
o
s
n
x
e
e
d
s
g
r
s
a
h
e
v
q
d
m
o
d
n
a
m
m
s
R
M
0
o
t
t
s
e
h
s
o
c
y
C
=
0
M
=
1
e
R
C
e
o
e
e
y
b
o
o
t
o
E
M
R
M
E
M
r
L
R
e
2
W
M
a
A
E
M
d
n
y
m
m
m
o
i
P
C
e
a
n
E
s
a
W
/
R
d
e
o
p
o
n
.
c
g
n
c
m
a
y
m
r
m
i
s
a
h
o
c
e
m
n
r
t
a
x
M
E
M
o
m
o
e
b
o
e
v
q
e
d
e
y
o
t
s
g
d
y
e
w
n
a
m
m
s
W
M
0
o
t
e
h
s
o
y
m
e
m
C
=
0
M
=
1
t
s
e
R
C
n
c
s
e
a
h
d
e
o
E
I
W
1
R
M
a
A
E
M
d
n
y
m
m
m
o
i
P
C
e
a
n
E
s
a
W
/
R
d
a
e
y
m
e
m
g
n
c
m
r
.
c
m
s
a
h
a
c
e
m
y
m
t
a
x
M
E
M
n
o
i
n
e
e
e
d
s
g
r
s
a
h
d
v
q
e
d
m
o
n
a
m
m
s
R
M
0
o
t
e
h
s
o
c
y
=
0
M
=
1
t
s
e
R
C
o
b
e
y
o
E
o
o
t
C
M
R
M
E
M
r
L
R
e
0
y
d
n
a
e
R
o
c
e
e
P
S
d
W
/
R
.
d
n
o
c
e
s
n
o
d
n
a
m
m
o
c
R
M
E
M
r
d
a
e
e
m
e
b
e
a
n
0
o
t
t
s
1
a
e
a
n
d
=
e
=
e
R
E
0
1
s
13.2.43 Configuration Register 1: Port Option Register (bit 15-0; offset74h)