- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368020 > PI7C7100 (Pericom Semiconductor Corp.) 3-Port PCI Bridge PDF資料下載
參數(shù)資料
| 型號(hào)： | PI7C7100 |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 3-Port PCI Bridge |
| 中文描述： | 3端口PCI橋 |
| 文件頁(yè)數(shù)： | 24/132頁(yè) |
| 文件大?。?/td> | 2559K |
| 代理商： | PI7C7100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
16
09/18/00 Rev 1.1
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456
PI7C7100
3-Port PCI Bridge
ADVANCE INFORMATION
n
o
a
s
n
a
r
T
f
o
e
p
y
T
n
o
d
n
o
C
y
r
a
d
n
u
o
B
s
s
e
r
d
d
A
d
e
n
g
A
e
w
d
e
y
a
D
l
A
r
n
a
a
d
e
n
o
r
s
e
n
n
o
c
s
D
e
w
y
m
e
m
d
e
o
P
6
1
,
,
,
,
o
u
q
e
t
n
e
z
e
n
e
h
c
a
C
y
d
n
u
o
b
s
s
e
d
a
d
e
n
g
B
K
4
e
w
y
m
e
m
d
e
o
P
6
1
,
,
,
,
=
e
z
e
n
e
h
c
a
C
y
d
n
u
o
b
e
n
e
h
c
a
c
t
s
e
n
n
o
c
s
D
e
d
v
n
d
n
a
e
w
y
m
e
m
d
e
o
P
6
1
,
,
,
,
o
u
q
e
t
n
e
z
e
n
e
h
c
a
C
y
d
n
u
o
b
s
s
e
d
a
d
e
n
g
B
K
4
e
d
v
n
d
n
a
e
w
y
m
e
m
d
e
o
P
6
1
,
,
,
,
=
e
z
e
n
e
h
c
a
C
,
d
n
u
o
b
e
n
e
h
c
a
C
Table 4-3. Write Transaction Disconnect Address Boundaries
Note 1.
Memory-write-disconnect-control bit is bit 1 of the chip control register at offset 40h in configuration space.
4.5.5 Buffering Multiple Write Transactions
PI7C7100 continues to accept posted memory write transactions as long as space for at least one DWORD of data in
the posted write data buffer remains. If the posted write data buffer fills before the initiator terminates the write transaction,
PI7C7100 returns a target disconnect to the initiator.
Delayed write transactions are posted as long as at least one open entry in the delayed transaction queue exists.
Therefore, several posted and delayed write transactions can exist in data buffers at the same time. See Chapter 6 for
information about how multiple posted and delayed write transactions are ordered.
4.5.6 Fast Back-to-Back Write Transactions
PI7C7100 can recognize and post fast back-to-back write transactions. When PI7C7100 cannot accept the second
transaction because of buffer space limitations, it returns a target retry to the initiator.
claims the access by asserting DEVSEL# and returns TRDY# to the initiator, to indicate that the write data was transferred.
If the initiator requests multiple DWORD, PI7C7100 also asserts STOP# in conjunction with TRDY# to signal a target
disconnect. Note that only those bytes of write data with valid byte enable bits are compared. If any of the byte enable
bits are turned off (driven HIGH), the corresponding byte of write data is not compared.
If the initiator repeats the write transaction before the data has been transferred to the target, PI7C7100 returns a target
retry to the initiator. PI7C7100 continues to return a target retry to the initiator until write data is delivered to the target,
or until an error condition is encountered. When the write transaction is repeated, PI7C7100 does not make a new entry
into the delayed transaction queue. Section 4.8.3.1 provides detailed information about how PI7C7100 responds to target
termination during delayed write transactions.
PI7C7100 implements a discard timer that starts counting when the delayed write completion is at the head of the delayed
transaction queue. The initial value of this timer can be set to the retry counter register offset 78h. If the initiator does not
repeat the delayed write transaction before the discard timer expires, PI7C7100 discards the delayed write completion
from the delayed transaction queue. PI7C7100 also conditionally asserts P_SERR# (see Section 7.4).
4.5.4 Write Transaction Address Boundaries
PI7C7100 imposes internal address boundaries when accepting write data. The aligned address boundaries are used to
prevent PI7C7100 from continuing a transaction over a device address boundary and to provide an upper limit on maximum
latency. PI7C7100 returns a target disconnect to the nitiator when t reaches the aligned address boundaries under conditions
shown in Table 4–3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C7100CNA | 3-Port PCI Bridge |
| PI7C7300 | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300ANA | 3-PORT PCI-to-PCI BRIDGE |
| PI7C8140A | 2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C7100BNA | 制造商:Pericom Semiconductor Corporation 功能描述:3 PORT PCI TO PCI |
| PI7C7100CNA | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge |
| PI7C7300 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300AEVB-3 | 功能描述:界面開(kāi)發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。