參數(shù)資料
型號(hào)： PI7C7100
廠商： Pericom Semiconductor Corp.
英文描述： 3-Port PCI Bridge
中文描述： 3端口PCI橋
文件頁數(shù)： 73/132頁
文件大?。?/td> 2559K
代理商： PI7C7100
65
09/18/00 Rev 1.1
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
PI7C7100
ADVANCE INFORMATION
13.2.34 Config Register 1: Primary Prefetchable Memory Base Register (Read/Write, bit 15-0; offset 44h)
This register is implemented but not being used internally.This register defines the base address of the primary
prefetchable memory-mapped address range for forwarding the cycle through the bridge. The upper twelve bits
corresponding to address bits [31:20] are read/write. The upper twelve bits are reset to 0000h. The lower four bits are read
only and are set to 0h. The lower 20 address bits (19:0) are assumed to be 00000h.
13.2.35 Config Register 2: Primary Prefetchable Memory Base Register (Read/Write, bit 15-0; offset 44h)
This register is implemented but not being used internally. The upper twelve bits corresponding to address bits [31:20]
are read/write. The upper twelve bits are reset to 0000h. The lower four bits are read only and are set to 0h.
13.2.36 Config Register 1: Primary Prefetchable Memory Limit Register (Read/Write, bit 31-16; offset 44h)
This register is implemented but not being used internally.This register defines the upper limit address of the primary
prefetchable memory-mapped address range for forwarding the cycle through the bridge. The upper twelve bits
corresponding to address bits [31:20] are read/write. The upper twelve bits are reset to 0000h. The lower four bits are read
only and are set to 0h. The lower 20 address bits (19:0) are assumed to be FFFFFh.
13.2.37 Config Register 2: Primary Prefetchable Memory Limit Register (Read/Write, bit 31-16; offset 44h)
This register is implemented but not being used internally. The upper twelve bits corresponding to address bits [31:20]
are read/write. The upper twelve bits are reset to 0000h. The lower four bits are read only and are set to 0h.
t
B
n
o
n
u
F
e
p
y
T
n
o
p
c
s
e
D
7
d
e
v
s
e
R
O
/
R
0
o
t
t
s
e
R
6
-
d
a
m
e
o
d
e
y
a
D
o
n
g
a
d
t
W
/
R
y
n
a
r
n
e
a
o
s
d
s
e
e
a
n
u
e
s
s
d
n
a
m
m
s
s
#
R
R
c
e
h
n
e
h
w
E
#
S
R
_
R
P
n
E
S
_
.
m
e
a
n
e
P
t
s
4
e
#
R
R
s
a
2
E
o
0
0
r
d
n
a
1
7
t
0
C
7
g
s
P
e
f
h
y
a
o
a
d
e
h
w
s
c
o
t
t
s
e
s
o
d
a
e
c
o
R
C
m
s
2
t
e
v
.
s
a
o
S
n
0
5
e
w
r
d
e
y
v
d
n
a
D
o
n
W
/
R
r
n
c
o
t
e
v
.
s
a
o
e
e
a
n
u
s
d
s
e
s
e
s
d
n
a
m
m
n
s
e
a
h
w
s
o
#
#
c
R
R
e
R
R
E
E
h
S
S
_
_
P
P
n
t
s
.
m
e
a
n
s
a
o
e
#
R
R
0
4
0
2
1
2
E
7
C
7
r
d
n
a
P
f
a
d
0
y
a
e
w
s
s
0
o
t
t
s
s
o
y
a
d
e
h
w
e
R
C
d
e
s
c
e
S
n
4
t
b
d
a
r
a
M
p
n
o
e
w
e
o
W
/
R
t
b
t
e
v
.
s
a
r
a
m
s
s
e
a
d
s
e
v
c
s
a
a
m
m
e
s
#
R
R
o
c
e
h
n
e
h
w
E
S
#
_
R
P
R
E
S
.
d
e
a
n
_
P
t
s
e
w
d
#
R
R
s
a
o
e
o
S
d
n
0
p
0
1
r
a
0
7
C
v
d
7
P
f
g
y
a
n
m
n
e
h
w
0
o
t
s
o
n
e
h
w
s
c
c
o
t
s
e
R
C
e
e
s
d
n
o
s
e
n
e
E
s
3
t
b
e
o
a
p
t
g
g
T
n
d
e
w
d
W
/
R
t
b
t
e
v
.
s
a
e
t
g
s
d
s
e
a
s
e
v
c
s
a
a
m
m
e
s
#
R
R
o
c
e
h
n
e
h
w
E
S
#
_
R
P
R
E
S
.
d
e
a
n
_
P
t
s
e
w
d
#
R
R
s
a
o
e
o
S
d
n
0
p
0
1
r
a
0
7
C
v
d
7
P
f
g
y
a
n
m
n
e
h
w
0
o
t
s
o
n
e
h
w
s
c
c
o
t
s
e
R
C
e
s
d
n
o
s
e
n
e
E
s
2
e
w
y
d
e
o
d
o
n
P
v
W
/
R
d
e
o
s
p
r
e
h
v
d
s
c
o
c
e
a
n
u
t
e
v
e
.
s
s
n
e
s
h
d
w
#
R
e
s
s
e
R
s
E
a
d
S
_
s
#
R
R
m
m
o
P
t
s
E
S
c
e
h
s
a
_
o
0
0
1
.
m
n
7
C
7
e
e
a
n
P
4
f
2
#
y
a
r
a
d
S
d
n
a
o
t
t
s
s
o
e
w
0
s
e
R
C
2
e
t
n
w
o
P
n
a
R
R
E
0
1
e
w
r
d
e
o
y
p
P
W
/
R
n
o
t
e
v
d
e
e
d
s
s
e
s
s
a
s
e
d
n
y
p
s
#
R
R
m
m
o
c
a
n
E
e
e
h
S
_
h
w
#
R
.
R
E
o
a
e
a
n
S
_
s
P
n
e
t
s
e
w
R
R
E
s
a
o
d
S
0
0
e
o
n
a
1
7
p
0
C
a
7
g
P
f
n
d
s
s
y
a
u
b
t
e
h
w
0
o
t
s
o
g
e
h
s
c
c
o
t
s
e
R
C
e
d
P
a
#
s
.
s
a
n
d
n
0
d
e
v
s
e
R
O
/
R
0
o
t
t
s
e
R
13.2.38 Config Register 1 or 2: P_SERR# Event Disable Register (bit 7-0; offset 64h)
Note:
R/W - Read/Write, R/O - Read Only, R/WC - Read/ Write 1 to clear.
相關(guān)PDF資料
PDF描述
PI7C7100CNA 3-Port PCI Bridge
PI7C7300 3-PORT PCI-to-PCI BRIDGE
PI7C7300A 3-PORT PCI-to-PCI BRIDGE
PI7C7300ANA 3-PORT PCI-to-PCI BRIDGE
PI7C8140A 2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C7100BNA 制造商:Pericom Semiconductor Corporation 功能描述:3 PORT PCI TO PCI
PI7C7100CNA 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge
PI7C7300 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE
PI7C7300A 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE
PI7C7300AEVB-3 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*