- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367809 > PCA9541 (NXP Semiconductors N.V.) 2-to-1 I2C master selector with interrupt logic and reset PDF資料下載
參數(shù)資料
| 型號： | PCA9541 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 2-to-1 I2C master selector with interrupt logic and reset |
| 中文描述： | 2比1的I2C主機(jī)選擇與中斷邏輯和復(fù)位 |
| 文件頁數(shù)： | 14/30頁 |
| 文件大?。?/td> | 279K |
| 代理商： | PCA9541 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Philips Semiconductors
Product data sheet
PCA9541
2-to-1 I
2
C master selector with interrupt logic and reset
2004 Oct 01
14
CHARACTERISTICS OF THE I
2
C-BUS
The I
2
C-bus is for 2-way, 2-line communication between different ICs
or modules. The two lines are a serial data line (SDA) and a serial
clock line (SCL). Both lines must be connected to a positive supply
via a pull-up resistor when connected to the output stages of a device.
Data transfer may be initiated only when the bus is not busy.
Bit transfer
One data bit is transferred during each clock pulse. The data on the
SDA line must remain stable during the HIGH period of the clock
pulse as changes in the data line at this time will be interpreted as
control signals (see FIgure 8).
SDA
SCL
SW00363
data line
stable;
data valid
change
of data
allowed
Figure 8. Bit transfer
Start and stop conditions
Both data and clock lines remain HIGH when the bus is not busy. A
HIGH-to-LOW transition of the data line, while the clock is HIGH is
defined as the start condition (S). A LOW-to-HIGH transition of the
data line while the clock is HIGH is defined as the stop condition (P)
(see Figure 9).
System configuration
A device generating a message is a transmitter: a device receiving
is the receiver. The device that controls the message is the master
and the devices which are controlled by the master are the slaves
(see Figure 10).
SDA
SCL
SW00365
S
P
SDA
SCL
START condition
STOP condition
Figure 9. Definition of start and stop conditions
MASTER
TRANSMITTER/
RECEIVER
SLAVE
RECEIVER
SLAVE
TRANSMITTER/
RECEIVER
MASTER
TRANSMITTER
MASTER
TRANSMITTER/
RECEIVER
SDA
SCL
SW00366
I
2
C
MULTIPLEXER
SLAVE
Figure 10. System configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCA9542 | 2-channel IIC multiplexer and interrupt controller(2通道IIC多路復(fù)用器和中斷控制器) |
| PCA9542PW | 2-channel I2C multiplexer and interrupt controller |
| PCA9542PWDH | 2-channel I2C multiplexer and interrupt controller |
| PCA9543 | 2-channel I2C switch with interrupt logic and reset |
| PCA9543D | 2-channel I2C switch with interrupt logic and reset |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCA9541_08 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-to-1 I2C-bus master selector with interrupt logic and reset |
| PCA9541_09 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-to-1 I2C-bus master selector with interrupt logic and reset |
| PCA9541A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-to-1 I2C-bus master selector with interrupt logic and reset |
| PCA9541ABS/01 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-to-1 I2C-bus master selector with interrupt logic and reset |
| PCA9541ABS/01,118 | 功能描述:I2C 接口集成電路 2-to-1 I2C-bus master selector RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。