參數(shù)資料
型號(hào): PCA9541
廠商: NXP Semiconductors N.V.
英文描述: 2-to-1 I2C master selector with interrupt logic and reset
中文描述: 2比1的I2C主機(jī)選擇與中斷邏輯和復(fù)位
文件頁(yè)數(shù): 12/30頁(yè)
文件大?。?/td> 279K
代理商: PCA9541
Philips Semiconductors
Product data sheet
PCA9541
2-to-1 I
2
C master selector with interrupt logic and reset
2004 Oct 01
12
Register 2: Interrupt Status Register (B1B0 = 10)
The Interrupt Status Register for both the masters is identical and is described below. Nevertheless, there are physically 2 internal Interrupt
Registers, one for each upstream channel.
When Master 0 reads this register, the internal Interrupt Register 0 will be accessed.
When Master 1 reads this register, the internal Interrupt Register 1 will be accessed.
BIT
7
6
5
4
3
2
1
0
SYMBOL
NMYTEST
MYTEST
0
0
BUSLOST
BUSOK
BUSINIT
INTIN
Table 8.
Register 2
BIT
SYMBOL
READ/
WRITE
DEFAULT
DESCRIPTION
0
INTIN
R only
0
0: No interrupt on interrupt input (INT_IN)
1: Interrupt on interrupt input (INT_IN)
0: No interrupt generated by the bus recovery/initialization function
1
BUSINIT
R only
0
1: Interrupt generated by the bus recovery/initialization function –
recovery/initialization done
0: No interrupt generated by bus sensor function
2
BUSOK
R only
0
1: Interrupt generated by bus sensor function (masked when bus
recovery/initialization requested) – Bus was not idle when the switch
occurred
3
BUSLOST
R only
0
0: No interrupt generated to the previous master when switching to the new
one is initiated
1: Interrupt generated to the previous master when switching to the new
one is initiated
4
NOT USED
R only
0
5
NOT USED
R only
0
6
MYTEST
R only
0
0: No interrupt generated by TESTON bit f (TESTON = 0)
1: Interrupt generated by TESTON bit (TESTON = 1)
7
NMYTEST
R only
0
0: No interrupt generated due to NTESTON bit from the other master
(NTESTON = 0 from the other master)
1: Interrupt generated due to TESTON bit from the other master
(NTESTON = 1 from the other master)
NOTES:
1. Interrupt on a master is cleared after TESTON bit is cleared the same master or NTESTON bit is cleared by the other master.
2. If the interrupt condition remains on INT_IN after the Read sequence, another interrupt will be generated (if the interrupt has not been
masked)
3. Default values are the same for PCA9541/01, PCA9541/02 and PCA9541/03
4. Reading the Interrupt Status Register does not clear the MYTEST, NMYTEST or the INTIN bits. They are cleared if:
INT_IN lines goes HIGH for INTIN bit
TESTON bit is cleared for MYTEST bit
NTESTON bit is cleared for NMYTEST bit
5. BUSINIT, BUSOK and BUSLOST bits in the Interrupt Status Register gets cleared after a Read of the same register is done. Precisely, the
register gets cleared on the second clock pulse during the read operation.
相關(guān)PDF資料
PDF描述
PCA9542 2-channel IIC multiplexer and interrupt controller(2通道IIC多路復(fù)用器和中斷控制器)
PCA9542PW 2-channel I2C multiplexer and interrupt controller
PCA9542PWDH 2-channel I2C multiplexer and interrupt controller
PCA9543 2-channel I2C switch with interrupt logic and reset
PCA9543D 2-channel I2C switch with interrupt logic and reset
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCA9541_08 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:2-to-1 I2C-bus master selector with interrupt logic and reset
PCA9541_09 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:2-to-1 I2C-bus master selector with interrupt logic and reset
PCA9541A 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:2-to-1 I2C-bus master selector with interrupt logic and reset
PCA9541ABS/01 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:2-to-1 I2C-bus master selector with interrupt logic and reset
PCA9541ABS/01,118 功能描述:I2C 接口集成電路 2-to-1 I2C-bus master selector RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16