- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369948 > PC28F640J3C-150 (Intel Corp.) Intel StrataFlash Memory (J3) PDF資料下載
參數(shù)資料
| 型號： | PC28F640J3C-150 |
| 廠商： | Intel Corp. |
| 英文描述： | Intel StrataFlash Memory (J3) |
| 中文描述： | 英特爾StrataFlash存儲器（J3） |
| 文件頁數(shù)： | 69/72頁 |
| 文件大小： | 905K |
| 代理商： | PC28F640J3C-150 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當(dāng)前第69頁第70頁第71頁第72頁
256-Mbit J3 (x8/x16)
Datasheet
69
C.4
V
CC
, V
PEN
, RP# Transitions
Block erase, program, and lock-bit configuration are not guaranteed if V
PEN
or V
CC
falls outside of
the specified operating ranges, or RP#
≠
V
IH
. If RP# transitions to V
IL
during block erase,
program, or lock-bit configuration, STS (in default mode) will remain low for a maximum time of
t
PLPH
+ t
PHRH
until the reset operation is complete. Then, the operation will abort and the device
will enter reset/power-down mode. The aborted operation may leave data partially corrupted after
programming, or partially altered after an erase or lock-bit configuration. Therefore, block erase
and lock-bit configuration commands must be repeated after normal operation is restored. Device
power-off or RP# = V
IL
clears the Status Register.
The CUI latches commands issued by system software and is not altered by V
PEN
, CE
0
, CE
1
, or
CE
2
transitions, or WSM actions. Its state is read array mode upon power-up, after exit from reset/
power-down mode, or after V
CC
transitions below V
LKO
. V
CC
must be kept at or above V
PEN
during V
CC
transitions.
After block erase, program, or lock-bit configuration, even after V
PEN
transitions down to V
PENLK
,
the CUI must be placed in read array mode via the Read Array command if subsequent access to
the memory array is desired. V
PEN
must be kept at or below V
CC
during V
PEN
transitions.
C.5
Power Dissipation
When designing portable systems, designers must consider battery power consumption not only
during device operation, but also for data retention during system idle time. Flash memory’s
nonvolatility increases usable battery life because data is retained when system power is removed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC28F640J3A-110 | Intel StrataFlash Memory (J3) |
| PC28F640J3A-115 | Intel StrataFlash Memory (J3) |
| PC28F256J3A-115 | Intel StrataFlash Memory (J3) |
| PC28F256J3A-120 | Intel StrataFlash Memory (J3) |
| PC28F128J3A-150 | KPTC 32C 32#20 SKT PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC28F640J3D75 | 制造商:Intel 功能描述: |
| PC28F640J3D-75 | 制造商:Intel 功能描述:NOR Flash, 4M x 16, 64 Pin, Plastic, BGA |
| PC28F640J3D75A | 功能描述:IC FLASH 64MBIT 75NS 64EZBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:StrataFlash™ 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步，DDR II 存儲容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ |
| PC28F640J3D75B | 功能描述:IC FLASH 64MBIT 75NS 64EZBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:StrataFlash™ 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步，DDR II 存儲容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ |
| PC28F640J3D75D | 制造商:Micron Technology Inc 功能描述:Flash Mem Parallel 3V/3.3V 64M-Bit 8M x 8/4M x 16 75ns 64-Pin EZBGA Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。