參數(shù)資料
型號(hào)： PC28F640J3C-120
廠商： Intel Corp.
英文描述： Intel StrataFlash Memory (J3)
中文描述： 英特爾StrataFlash存儲(chǔ)器（J3）
文件頁(yè)數(shù)： 43/72頁(yè)
文件大?。?/td> 905K
代理商： PC28F640J3C-120
256-Mbit J3 (x8/x16)
Datasheet
43
After the final buffer data is given, a Write Confirm command is issued. This initiates the WSM
(Write State Machine) to begin copying the buffer data to the flash array. If a command other than
Write Confirm is written to the device, an “Invalid Command/Sequence” error will be generated
and SR.5 and SR.4 will be set. For additional buffer writes, issue another Write to Buffer Setup
command and check XSR.7.
If an error occurs while writing, the device will stop writing, and SR.4 will be set to indicate a
program failure. The internal WSM verify only detects errors for “1”s that do not successfully
program to “0”s. If a program error is detected, the Status Register should be cleared. Any time
SR.4 and/or SR.5 is set (e.g., a media failure occurs during a program or an erase), the device will
not accept any more Write to Buffer commands. Additionally, if the user attempts to program past
an erase block boundary with a Write to Buffer command, the device will abort the write to buffer
operation. This will generate an “Invalid Command/Sequence” error and SR.5 and SR.4 will be set.
Reliable buffered writes can only occur when V
PEN
= V
PENH
. If a buffered write is attempted
while V
PEN
≤
V
PENLK
, SR.4 and SR.3 will be set. Buffered write attempts with invalid V
CC
and
V
PEN
voltages produce spurious results and should not be attempted. Finally, successful
programming requires that the corresponding block lock-bit be reset. If a buffered write is
attempted when the corresponding block lock-bit is set, SR.1 and SR.4 will be set.
11.3
Program Suspend
The Program Suspend command allows program interruption to read data in other flash memory
locations. Once the programming process starts (either by initiating a write to buffer or byte/word
program operation), writing the Program Suspend command requests that the WSM suspend the
program sequence at a predetermined point in the algorithm. The device continues to output SRD
when read after the Program Suspend command is written. Polling SR.7 can determine when the
programming operation has been suspended. When SR.7 = 1, SR.2 should also be set, indicating
that the device is in the program suspend mode. STS in level RY/BY# mode will also transition to
V
OH
. Specification t
WHRH1
defines the program suspend latency.
At this point, a Read Array command can be written to read data from locations other than that
which is suspended. The only other valid commands while programming is suspended are Read
Query, Read Status Register, Clear Status Register, Configure, and Program Resume. After a
Program Resume command is written, the WSM will continue the programming process. SR.2 and
SR.7 will automatically clear and STS in RY/BY# mode will return to V
OL
. After the Program
Resume command is written, the device automatically outputs SRD when read. V
PEN
must remain
at V
PENH
and V
CC
must remain at valid V
CC
levels (the same V
PEN
and
V
CC
levels used for
programming) while in program suspend mode. Refer to
Figure 21, “Program Suspend/Resume
Flowchart” on page 62
.
11.4
Program Resume
To resume (i.e., continue) a program suspend operation, execute the Program Resume command.
The Resume command can be written to any device address. When a program operation is nested
within an erase suspend operation and the Program Suspend command is issued, the device will
suspend the program operation. When the Resume command is issued, the device will resume and
complete the program operation. Once the nested program operation is completed, an additional
Resume command is required to complete the block erase operation. The device supports a
maximum suspend/resume of two nested routines. See
Figure 21, “Program Suspend/Resume
Flowchart” on page 62
).
相關(guān)PDF資料
PDF描述
PC28F256J3C-115 Intel StrataFlash Memory (J3)
PC28F128J3C-115 Intel StrataFlash Memory (J3)
PC28F640J3C-115 Intel StrataFlash Memory (J3)
PC28F320J3C-115 Intel StrataFlash Memory (J3)
PC28F128J3C-120 Intel StrataFlash Memory (J3)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC28F640J3C-125 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
PC28F640J3C-150 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
PC28F640J3D75 制造商:Intel 功能描述:
PC28F640J3D-75 制造商:Intel 功能描述:NOR Flash, 4M x 16, 64 Pin, Plastic, BGA
PC28F640J3D75A 功能描述:IC FLASH 64MBIT 75NS 64EZBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:StrataFlash™ 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步，DDR II 存儲(chǔ)容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*