參數(shù)資料
型號(hào)： P95020ZNQGI8
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi)： 電源管理
英文描述： 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC132
封裝： QFN-132
文件頁(yè)數(shù)： 65/137頁(yè)
文件大?。?/td> 3533K
代理商： P95020ZNQGI8
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)當(dāng)前第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)
P95020 / Preliminary Datasheet
Revision 0.7.10
33
2010 Integrated Device Technology, Inc.
IC Address = Page-2: 26(0x1A), C Address = 0xA21A
IC Address = Page-2: 27(0x1B), C Address = 0xA21B
IC Address = Page-2: 37(0x25), C Address = 0xA225
IC Address = Page-2: 47(0x2F), C Address = 0xA22F
IC Address = Page-2: 49(0x31), C Address = 0xA231
thru Page-2: 53(0x35), C Address = 0xA235
IC Address = Page-2: 64(0x40), C Address = 0xA240
thru Page-2: 255(0xFF), C Address = 0xA2FF
2.13.2 AUDIO CLASS_D
– ID HI & LO Registers
This 24 bit read-only register contains a unique ID for each block.
ID_HI: IC Address = Page-2: 16(0x10), C Address = 0xA210
ID_LO: IC Address = Page-2: 17(0x11), C Address = 0xA211
Bit
Bit Name
Default
Setting
User
Type
Value
Description / Comments
[15:0]
ID
4D52h
R
Unique identifier
2.13.3 AUDIO CLASS_D
– VERSION HI & LO Registers
This 24 bit read-only register contains a unique version identifier for each block.
VERSION_HI: IC Address = Page-2: 18(0x12), C Address = 0xA212
VERSION_LO: IC Address = Page-2: 19(0x13), C Address = 0xA213
Bit
Bit Name
Default
Setting
User
Type
Value
Description / Comments
[15:0]
VERSION
0100h
R
Bits[15:8] updated on major RTL code change.
Bits[7:4] updated on minor RTL code change.
Bits[3:0] updated on metal layer bug fix.
2.13.4 AUDIO CLASS_D
– STATUS Registers
These are read-only status registers which provide feedback on the operation of the DSP Filtering functions
STATUS0: IC Address = Page-2: 20(0x14), C Address = 0xA214
Bit
Bit Name
Default
Settings
User
Type
Value
Description / Comments
[3:0]
fs_clk_synced_loss_cnt
0
0h
R
Count of the number of times synchronization to i_den is lost since
last initialize.
[6:4]
den_jitter
000b
R
latched max value of i_den jitter detected after fs_clk_synced.
Cleared on initialize. How many fclks is i_den for ch0 jittering
between samples.
7
fs_clk_synced
0b
R
1 = Input sample rate (i_den for ch0) is properly locked to fclk (within
tolerance).
STATUS1: IC Address = Page-2: 21(0x15), C Address = 0xA215
Bit
Bit Name
Default
Settings
User
Type
Value
Description / Comments
[7:0]
fclks_per_ch0_in_
sample
00h
R
Multiply this value by 32 to get the number of fclks between each ch0
input data sample. Knowing the fclk frequency you can then
determine sample rate. Also useful in making sure there are enough
fclks to allow the DSP filtering processes to complete before the next
input sample.
STATUS2: IC Address = Page-2: 22(0x16), C Address = 0xA216
Bit
Bit Name
Default
Settings
User
Type
Value
Description / Comments
0
zerodet_flag
0b
R
set when input zero detect of long string of zeros.
1
limit1
0b
R
1 = set if regz saturation after gain multiply for ch0. May change on a
sample by sample basis.
2
limit1
0b
R
1 = set if regz saturation after gain multiply for ch0. May change on a
sample by sample basis.
[5:3]
RESERVED
000b
R
RESERVED
6
limit0latch
0b
R
Latched version of limit0, clear via GAINCTRL[7].
7
limit1latch
0b
R
Latched version of limit1, clear via GAINCTRL[7].
相關(guān)PDF資料
PDF描述
P95020ZLLG 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124
P95020ZLLGI 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124
P95020ZNQGI 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC132
P95020ZNQG 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC132
P95020ZLLG8 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P95021NQG 功能描述:PMIC 解決方案 Integrates Audio, LED B/Light Pwr Mgt RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
P95021NQG8 制造商:Integrated Device Technology Inc 功能描述:POWER MANAGEMENT, AUDIO & CONT 制造商:Integrated Device Technology Inc 功能描述:132-VFQFPN - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:Integrates Audio, LED B/Light Pwr Mgt
P950-36I 制造商:Tripp Lite 功能描述:SERIAL ATA II SIGNAL CABLE, 2X7-PIN STRAIGHT CONNECTOR - 39" - Bulk
P9508- 制造商:ROEBUCK 功能描述:ROEBUCK DISH WASHING BRUSH
P9-511121 功能描述:按鈕開(kāi)關(guān) Flush Dome Solder 5A SPST-DB, SPDT-DB RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開(kāi)關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 安裝風(fēng)格: 照明: 照明顏色: IP 等級(jí): 端接類(lèi)型: 觸點(diǎn)電鍍: 執(zhí)行器: 蓋顏色: 封裝: 可燃性等級(jí):
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*