- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98050 > P95020ZLLGI8 (INTEGRATED DEVICE TECHNOLOGY INC) 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124 PDF資料下載
參數(shù)資料
| 型號： | P95020ZLLGI8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 電源管理 |
| 英文描述： | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA124 |
| 封裝： | LLGA-124 |
| 文件頁數(shù)： | 20/137頁 |
| 文件大?。?/td> | 3533K |
| 代理商： | P95020ZLLGI8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁
P95020 / Preliminary Datasheet
Revision 0.7.10
116
2010 Integrated Device Technology, Inc.
15.0 I2C_I2S MODULE
FEATURES
IC Master supports interface to external ROM
IC Slave supports interface to external IC Masters
400 kHz fast I2C protocol
Two IS interfaces
Access arbiter that arbitrates the access request from
I2C slave or embedded microcontroller
Interrupt handler which merge or re-direct the interrupts
from functional module to internal or external processor
DESCRIPTION
The P95020
s IC master port is intended for IC ROM
access only. The contents of an external ROM that are
attached to the IC Master port are automatically read into
an internal 1.5 kbyte shadow memory. The IC Master
port conforms to the 400 kHz fast IC bus protocol and
supports 7-bit device/page addressing.
The P95020
s IC Slave port follows I2C bus protocol
during register reads or writes that are initiated by an
external IC Master (typcially an application processor).
The IC Slave port operates at up to 400 kHz and
supports 7-bit device/page addressing.
The P95020 includes two IS interfaces that provide audio
inputs to the Audio Module described in Section 2.0.
15.1 I2C_I2S - PIN DEFINITIONS
Pin #
PIN_ID
DESCRIPTION
054
EX_ROM
ROM Select. EX_ROM = 1, read contents of external ROM into internal shadow memory. EX_ROM = 0, read contents
of internal ROM.
055
DGND
Digital Ground (1)
056
I2S_BCLK2
IS Bit Clock Channel 2
057
I2S_WS2
IS Word Select Channel 2
058
I2S_SDOUT2
IS Serial Data OUT Channel 2
059
I2S_SDIN2
IS Serial Data IN Channel 2
060
I2S_BCLK1
IS Bit Clock Channel 1
061
I2S_WS1
IS Word Select (Left/Right) Channel 1
062
I2S_SDOUT1
IS Serial Data OUT Channel 1
063
I2S_SDIN1
IS Serial Data IN Channel 1
064
I2CS_SCL
IC Slave clock
065
I2CS_SDA
IC Slave data
066
I2CM_SCL
IC Master clock
067
I2CM_SDA
IC Master data
068
GND
GND : Ground
15.2 IC SLAVE
15.2.1
IC Slave - Address and Timing Mode
The IC ports on the P95020 operate at a maximum speed of 400 kHz. The IC slave address that the P95020 responds
to is defined in the I2C_SLAVE_ADDR global register. The default IC device address after reset is 0101010, and can be
changed by firmware during the start up sequence.
The IC slave supports two interface timing modes: Non-Stretching and Stretching.
In Non-Stretching Mode, the IC slave does not stretch the input clock signal. The registers are pre-fetched to speed up
the read access in order to meet the 400 kHz speed. This is the default mode of operation and is intended for use with
IC masters that do not supporting clock stretching.
In Stretching Mode, the IC slave may stretch the clock signal (hold I2CS_SCL low) during the ACK / NAK phase (byte
level stretching) when the internal read access request is not finished. Stretching is not supported during write accesses.
15.2.2
IC Slave - Write/Read Operation
The configuration and status registers for the various functional blocks are mapped to 3 consecutive 256 byte pages. The
page ID is encoded to 0,1, and 2. The definition and mapping is defined in Table 3
on page 20. The first 16 bytes in any of the 3 pages map to the same set of global registers. The
“current active page” ID
for IC access is defined in the global page ID register.
The IC uses an 8-bit register address (Reg_addr in below) to define the register access start address in an IC access in
the current page. The register address can be programmed by writing the register value immediately after device
address. Subsequent write accesses will be directed to the register defined by the register address in the current active
page. Read accesses will return the register defined by the register address. The register address is incremented
automatically byte-per-byte during each read/write access.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PBL3717A | STEPPER MOTOR CONTROLLER, 1.2 A, PDIP16 |
| PC13892AJVL | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA186 |
| PC13892BJVK | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA139 |
| PC13892AJVK | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA139 |
| PC13892BJVL | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA186 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P95021NQG | 功能描述:PMIC 解決方案 Integrates Audio, LED B/Light Pwr Mgt RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| P95021NQG8 | 制造商:Integrated Device Technology Inc 功能描述:POWER MANAGEMENT, AUDIO & CONT 制造商:Integrated Device Technology Inc 功能描述:132-VFQFPN - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:Integrates Audio, LED B/Light Pwr Mgt |
| P950-36I | 制造商:Tripp Lite 功能描述:SERIAL ATA II SIGNAL CABLE, 2X7-PIN STRAIGHT CONNECTOR - 39" - Bulk |
| P9508- | 制造商:ROEBUCK 功能描述:ROEBUCK DISH WASHING BRUSH |
| P9-511121 | 功能描述:按鈕開關(guān) Flush Dome Solder 5A SPST-DB, SPDT-DB RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 安裝風(fēng)格: 照明: 照明顏色: IP 等級: 端接類型: 觸點(diǎn)電鍍: 執(zhí)行器: 蓋顏色: 封裝: 可燃性等級: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。