參數(shù)資料
型號(hào)： P89V51RB2FA,529
廠商： NXP Semiconductors
文件頁(yè)數(shù)： 35/80頁(yè)
文件大?。?/td> 0K
描述： IC 80C51 MCU FLASH 16K 44-PLCC
產(chǎn)品培訓(xùn)模塊： Migrating from 8/16-Bit MCUs to 32-Bit ARMs
標(biāo)準(zhǔn)包裝： 156
系列： 89V
核心處理器： 8051
芯體尺寸： 8-位
速度： 40MHz
連通性： SPI，UART/USART
外圍設(shè)備： 欠壓檢測(cè)/復(fù)位，POR，PWM，WDT
輸入/輸出數(shù)： 32
程序存儲(chǔ)器容量： 16KB（16K x 8）
程序存儲(chǔ)器類型： 閃存
RAM 容量： 1K x 8
電壓 - 電源 (Vcc/Vdd)： 4.5 V ~ 5.5 V
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 44-LCC（J 形引線）
包裝： 管件
產(chǎn)品目錄頁(yè)面： 706 (CN2011-ZH PDF)
配用： 622-1017-ND - BOARD 44-ZIF PLCC SOCKET
622-1001-ND - USB IN-CIRCUIT PROG 80C51ISP
其它名稱： 568-2427-5
935278706529
P89V51RB2FA-S
P89V51RB2_RC2_RD2_5
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 05 — 12 November 2009
40 of 80
NXP Semiconductors
P89V51RB2/RC2/RD2
8-bit microcontrollers with 80C51 core
The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the
following conditions are met at the time the nal shift pulse is generated: (a) RI = 0, and
(b) either SM2 = 0, or the received 9th data bit = 1.
If either of these conditions is not met, the received frame is irretrievably lost, and RI is not
set. If both conditions are met, the received 9th data bit goes into RB8, and the rst 8 data
bits go into SBUF.
6.6.8 Multiprocessor communications
UART modes 2 and 3 have a special provision for multiprocessor communications. In
these modes, 9 data bits are received or transmitted. When data is received, the 9th bit is
stored in RB8. The UART can be programmed so that when the stop bit is received, the
serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit
SM2 in SCON. One way to use this feature in multiprocessor systems is as follows:
When the master processor wants to transmit a block of data to one of several slaves, it
rst sends out an address byte which identies the target slave. An address byte differs
from a data byte in a way that the 9th bit is ‘1’ in an address byte and ‘0’ in the data byte.
With SM2 = 1, no slave will be interrupted by a data byte, i.e. the received 9th bit is ‘0’.
However, an address byte having the 9th bit set to ‘1’ will interrupt all slaves, so that each
slave can examine the received byte and see if it is being addressed or not. The
addressed slave will clear its SM2 bit and prepare to receive the data (still 9 bits long) that
follow. The slaves that weren’t being addressed leave their SM2 bits set and go on about
their business, ignoring the subsequent data bytes.
SM2 has no effect in mode 0, and in mode 1 can be used to check the validity of the stop
bit, although this is better done with the Framing Error ag. When UART receives data in
mode 1 and SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is
received.
6.6.9 Automatic address recognition
Automatic Address Recognition is a feature which allows the UART to recognize certain
addresses in the serial bit stream by using hardware to make the comparisons. This
feature saves a great deal of software overhead by eliminating the need for the software to
examine every serial address which passes by the serial port. This feature is enabled for
the UART by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3,
the Receive Interrupt ag (RI) will be automatically set when the received byte contains
either the ‘Given’ address or the ‘Broadcast' address. The 9 bit mode requires that the 9th
information bit is a ‘1’ to indicate that the received information is an address and not data.
Using the Automatic Address Recognition feature allows a master to selectively
communicate with one or more slaves by invoking the Given slave address or addresses.
All of the slaves may be contacted by using the Broadcast address. Two Special Function
Registers are used to dene the slave’s address, SADDR, and the address mask,
SADEN. SADEN is used to dene which bits in the SADDR are to be used and which bits
are ‘don’t care’. The SADEN mask can be logically ANDed with the SADDR to create the
‘Given’ address which the master will use for addressing each of the slaves. Use of the
Given address allows multiple slaves to be recognized while excluding others.
This device uses the methods presented in Figure 16 to determine if a ‘Given’ or
‘Broadcast’ address has been received or not.
相關(guān)PDF資料
PDF描述
P89V660FA,512 IC 80C51 MCU FLASH 16K 44-PLCC
P89V660FBC,557 IC 80C51 MCU FLASH 16K 44-TQFP
P89V662FBC,557 IC 80C51 MCU FLASH 32K 44-TQFP
PIC32MX130F064B-I/SO IC MCU 32BIT 64KB FLASH 28-SOIC
PIC32MX220F032D-I/ML IC MCU 32BIT 32KB FLASH 44QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P89V51RB2FN 制造商:NXP Semiconductors 功能描述:IC MCU 8BIT 80C51 16K FLASH DIP40 制造商:NXP Semiconductors 功能描述:IC, MCU 8BIT 80C51 16K FLASH, DIP40
P89V51RB2FN,112 功能描述:8位微控制器 -MCU 80C51 16K FL / 512 R RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
P89V51RB2FN112 制造商:NXP Semiconductors 功能描述:IC 8BIT MCU 80C51 40MHZ DIP-40
P89V51RC2 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 16/32/64 kB Flash microcontroller with 1 kB RAM
P89V51RC2BN 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 16/32/64 kB Flash microcontroller with 1 kB RAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*