- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369944 > P89C738 (NXP Semiconductors N.V.) 8-bit Flash microcontrollers PDF資料下載
參數(shù)資料
| 型號： | P89C738 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 8-bit Flash microcontrollers |
| 中文描述： | 8位閃存微控制器 |
| 文件頁數(shù)： | 36/64頁 |
| 文件大?。?/td> | 360K |
| 代理商： | P89C738 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
1998 Apr 07
36
Philips Semiconductors
Product specification
8-bit Flash microcontrollers
P89C738; P89C739
16.9.2
DATA polling DQ7
The P89C738 also features DATA polling as a method to
indicate to the host system that the Automatic program or
erase algorithms are either in progress or completed.
While the Automatic programming algorithm is in operation
an attempt to read the device will produce the complement
data of the data last written to DQ7. Upon completion of
the Automatic programming algorithm an attempt to read
the device will produce the true data last written to DQ7.
The DATA polling feature is valid after the rising edge of
the second WE pulse of the two write pulse sequences.
While the Automatic erase algorithm is in operation, DQ7
will read a logic 0 until the erase operation is completed.
Upon completion of the erase operation, the data on DQ7
will read a logic 1. The DATA polling feature is valid after
the rising edge of the second WE pulse of two write pulse
sequences.
The DATA polling feature is active during Automatic
program or erase algorithms.
DATA polling appears in Q7 during programming or erase.
16.10 Write operation
Because of the electronic features of the Flash cell, the
data to be programmed into Flash should be reversed
when programming. In other words, to program 00H the
value FFH must be sent to Port 0.
16.11 System considerations
During the switch between active and standby conditions,
transient current peaks are produced on the rising and
falling edges of CE. The magnitude of these transient
current peaks is dependent on the output capacitance
loading of the device.
A ceramic capacitor of minimum 0.1
μ
F (high frequency,
low inherent inductance) should be used on each device
between V
DD
and V
SS
, and between V
PP
and V
SS
to
minimize transient effects.
Table 25
Capacitance of pin V
PP
T
amb
= 25
°
C; f
clk
= 1.0 MHz
SYMBOL
PARAMETER
CONDITION
VALUE
C
IN
C
OUT
input capacitance
output capacitance
V
IN
= 0 V
V
OUT
= 0 V
14 pF
16 pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P89C739ABA | 8-bit Flash microcontrollers |
| P89C739ABB | 8-bit Flash microcontrollers |
| P89C738ABA | 8-bit Flash microcontrollers |
| P89C738ABB | 8-bit Flash microcontrollers |
| P89C738ABP | 8-bit Flash microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P89C738ABA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit Flash microcontrollers |
| P89C738ABB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit Flash microcontrollers |
| P89C738ABP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit Flash microcontrollers |
| P89C738BBB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| P89C739 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit Flash microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。