參數(shù)資料
型號(hào): NT7501H-BDT
廠商: Electronic Theatre Controls, Inc.
英文描述: 33 X 100 RAM-Map LCD Controller/Driver
中文描述: 33 × 100 RAM的地圖LCD控制器/驅(qū)動(dòng)器
文件頁(yè)數(shù): 11/38頁(yè)
文件大?。?/td> 319K
代理商: NT7501H-BDT
NT7501
11
Display Timing Generator
This section explains how the display timing generator circuit operates.
Signal Generation to Line Counter and Display Data Latch Circuit
The display clock (CL) generates a clock to the line counter and a latch signal to the display data latch circuit.
The line address of the display RAM is generated in synchronization with the display clock. 100-bit display data is latched by the
display data latch circuit in synchronization with the display clock and output to the segment LCD drive output pad.
The display data is read to the LCD drive circuit completely independent of access to the display data RAM from the
microprocessor.
LCD AC Signal (FR) Generation
The display clock generates an LCD AC signal (FR). The FR causes the LCD drive circuit to generate a AC drive waveform.
It generates a 2-frame AC drive waveform.
When the NT7501 is operated in slave mode on the assumption of multi-chip, the FR pad and CL pad become input pads.
Common Timing Signal Generation
The display clock generates an internal common timing signal and a start signal (DYO) to the common driver. A display clock
resulting from frequency division of an oscillation clock is output from the CL pad.
When an AC signal (FR) is switched, a high pulse is output as a DYO output at the turning edge of the previous display clock.
Refer to Figure 5. The DYO output is output only in master mode.
When the NT7501 is used for multi-chip, the slave requires to receive the FR, CL, DOFsignals from the master.
Table 4 shows the FR, CL, DYO and DOFstatus.
Table 4.
Model
Operation mode
FR
CL
DYO
DOF
Master
Output
Output
Output
Output
NT7501
Slave
Input
Input
HZ
Input
HZ denotes a high-impedance status
Example of NT7501 1/33 duty (Dual-frame AC driver waveforms)
CL
28
6
33
32
29
30
31
32
33
2
3
4
5
1
2
3
4
5
1
FR
DYO
COM0
COM1
RAM
data
SEGn
V
0
V
1
V4
V
SS
V
0
V
SS
V
4
V
1
V
SS
V
3
V
2
V
0
Figure 5.
相關(guān)PDF資料
PDF描述
NT7502 65 X 132 RAM-Map LCD Controller / Driver
NT7502H-BDT 65 X 132 RAM-Map LCD Controller / Driver
NT7502H-TABF1 65 X 132 RAM-Map LCD Controller / Driver
NT7603 2 x 110 W class-D power amplifer, SOT566-3 (HSOP24), Reel Pack, SMD, 13"
NT7603BDB-01 Class D Audio Amplifier, SOT549-1 (HTSSOP32), Reel Dry Pack, SMD, 13"
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NT7502 制造商:未知廠家 制造商全稱:未知廠家 功能描述:65 X 132 RAM-Map LCD Controller / Driver
NT7502H-BDT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:65 X 132 RAM-Map LCD Controller / Driver
NT7502H-TABF1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:65 X 132 RAM-Map LCD Controller / Driver
NT75-1 制造商:DBLECTRO 制造商全稱:DB Lectro Inc 功能描述:Low coil consumption. / Switching capacity up to 16A.
NT751AS12DC110V 制造商:DBLECTRO 制造商全稱:DB Lectro Inc 功能描述:Switching capacity up to 16A.