- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363666 > NSC800V (National Semiconductor Corporation) NSC800TM High-Performance Low-Power CMOS Microprocessor PDF資料下載
參數(shù)資料
| 型號： | NSC800V |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | NSC800TM High-Performance Low-Power CMOS Microprocessor |
| 中文描述： | NSC800TM高性能低功耗CMOS微處理器 |
| 文件頁數(shù)： | 46/76頁 |
| 文件大小： | 785K |
| 代理商： | NSC800V |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
12.9 Rotate and Shift
(Continued)
7
6
5
4
3
2
1
0
1
1
0
0
1
0
1
1
RRC r
0
0
0
0
1
r
(Note alternate for
A register below)
Timing:
M cycles D 2
T states D 8 (4, 4)
Addressing Mode:
7
6
5
Register
0
4
3
2
1
0
0
0
0
1
1
1
1
RRCA
Timing:
M cycles D 1
T states D 4
Addressing Mode:
Implied
(Note RRCA does not affect S, Z, or P/V flags.)
RR
r
Rotate register r right through carry.
TL/C/5171–60
S: Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N: Reset
C: Set according to bit 0 of r
2
1
0
7
6
5
4
3
1
1
0
0
1
0
0
1
RR r
0
0
0
1
1
r
(Note alternate for
A register below)
Timing:
M cycles D 2
T states D 8 (4, 4)
Addressing Mode:
7
6
5
Register
0
4
3
2
1
0
0
0
1
1
1
1
1
RRA
Timing:
M cycles D 1
T states D 4
Addressing Mode:
Implied
(Note RRA does not affect S, Z, or P/V flags.)
SLA
r
Shift register r left arithmetric.
TL/C/5171–61
S: Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N: Reset
C: Set according to bit 7 of r
1
0
7
6
5
4
3
2
1
1
0
0
1
0
1
1
0
0
1
0
0
r
Timing:
M cycles D 2
T states D 8 (4, 4)
Addressing Mode:
Register
SRA
r
Shift register r right arithmetic.
TL/C/5171–62
S: Set if result is negative
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N: Reset
C: Set according to bit 0 of r
1
0
7
6
5
4
3
2
1
1
0
0
1
0
1
1
0
0
1
0
1
r
Timing:
M cycles D 2
T states D 8 (4, 4)
Addressing Mode:
Register
SRL
r
Shift register r right logical.
TL/C/5171–63
S: Reset
Z: Set if result is zero
H: Reset
P/V: Set if result parity is even
N: Reset
C: Set according to bit 0 of r
1
0
7
6
5
4
3
2
1
1
0
0
1
0
1
1
0
0
1
1
1
r
Timing:
M cycles D 2
T states D 8 (4, 4)
Addressing Mode:
Register
46
相關PDF資料 |
PDF描述 |
|---|---|
| NSC858 | NSC858 Universal Asynchronous Receiver/Transmitter |
| NSC858D | NSC858 Universal Asynchronous Receiver/Transmitter |
| NSC858E | NSC858 Universal Asynchronous Receiver/Transmitter |
| NSC858N | NSC858 Universal Asynchronous Receiver/Transmitter |
| NSC858V | NSC858 Universal Asynchronous Receiver/Transmitter |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| NSC800V-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microprocessor |
| NSC810AD | 制造商:National Semiconductor Corporation 功能描述:22 I/O, PIA-GENERAL PURPOSE, 40 Pin Ceramic DIP |
| NSC810AD/B | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| NSC810AD-1/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RAM I/O Timer |
| NSC810AD-1/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RAM I/O Timer |
發(fā)布緊急采購，3分鐘左右您將得到回復。