參數(shù)資料
型號(hào)： NCN6001DTBEVB
廠商： ON Semiconductor
文件頁(yè)數(shù)： 27/36頁(yè)
文件大?。?/td> 0K
描述： EVAL BOARD FOR NCN6001DTB
設(shè)計(jì)資源： NCN6001DTBEVB Gerber Files
NCN6001 Demo Brd Schematic
NCN6001DBEVB BOM
標(biāo)準(zhǔn)包裝： 1
主要目的： 接口，智能卡
嵌入式： 是，MCU，8 位
已用 IC / 零件： NCN6001
主要屬性： 與 ISO 7816-3，EMV，GIE-CB 兼容
次要屬性： 符合 GSM 規(guī)定
已供物品： 板
其它名稱： NCN6001DTBEVBOS
NCN6001
http://onsemi.com
33
Table of Contents
COMPACT SMART CARD INTERFACE IC
.......
MAXIMUM RATINGS
6
.........................
DIGITAL PARAMETERS SECTION
..............
POWER SUPPLY SECTION
....................
SMART CARD INTERFACE SECTION
..........
PROGRAMMING
.............................
STARTUP DEFAULT CONDITIONS
............
CARD DETECTION
..........................
CRD_VCC OPERATION
......................
POWERUP SEQUENCE
......................
POWER DOWN SEQUENCE
..................
DATA I/O LEVEL SHIFTER
...................
GENERAL PURPOSE CRD_C4 and CRD_C8
.....
INTERRUPT
................................
SPI PORT
...................................
DC/DC OPERATION
.........................
SMART CARD CLOCK DIVIDER
..............
INPUT SHITTY TRIGGERS
...................
SECURITY FEATURES
.......................
ESD PROTECTION
..........................
PRINTED CIRCUIT BOARD LAY OUT
.........
TEST BOARD SCHEMATIC DIAGRAM
.........
ABBREVIATIONS
...........................
DIMENSIONS
...............................
Figures Index
Figure 1. Pin Connections
.......................
Figure 2. Typical Application
....................
Figure 3. Block Diagram
........................
Figure 4. Typical Startup CRD_VCC Sequence
.....
Figure 5. CRD_VCC Typical Rise and Fall Time
....
Figure 6. Startup Sequence with ATR
.............
Figure 7. Typical Power Down Sequence
..........
Figure 8. Basic I/O Internal Circuit
...............
Figure 9. Typical I/O Rise and Fall Time
..........
Figure 10. Typical CRD_C4 Output Drive and Logic
Control
.....................................
Figure 11. Basic Interrupt Function
...............
Figure 12. Basic SPI Timings and Protocol
.........
Figure 13. Chip Address Decoding Protocol and MISO
Sequence
...................................
Figure 14. Basic Multi Command SPI Bytes
........
Figure 15. Programming Sequence, Chip Address = $03
............................................
Figure 16. MISO Read Out Sequences
............
Figure 17. Basic DC/DC Converter
...............
Figure 18. Theoretical DC/DC Operating Waveforms
............................................
Figure 19. Typical CRD_VCC Ripple Voltage
......
Figure 20. CRD_VCC Efficiency as a Function of the
Input Supply Voltage
..........................
Figure 21. CRD_VCC Efficiency as a Function of the
Input Supply Voltage
..........................
Figure 22. Typical Inductor Current
..............
Figure 23. Output Current Limits
................
Figure 24. Output Current Limit as a Function of the
Temperature
.................................
Figure 25. Typical Clock Divider Synchronization
...
Figure 26. Basic Clock Divider and Level Shifter
....
Figure 27. Force CRD_CLK to Low
..............
Figure 28. Force CRD_CLK to Active Mode
.......
Figure 29. CRD_CLK Programming
..............
Figure 30. CRD_CLK Operating Low Speed (Top Trace),
Full Speed (Bottom Trace)
......................
Figure 31. Typical Schmitt Trigger Characteristic
....
Figure 32. NCN6001 Engineering Test Board Schematic
Diagram
....................................
Figure 33. NCN6001 Demo Board Printed Circuit Board
Layout
.....................................
Figure 34. Typical Multiple Parallel Interfaces
......
Tables Index
DIGITAL PARAMETERS
......................
POWER SUPPLY.
.............................
SMART CARD INTERFACE.
..................
Table 1. WRT_REG Bits Definitions
...............
Table 2. WRT_REG Bits Definitions and Functions
..
Table 3. MOSI and MISO Bits Identifications and
Functions
...................................
Table 4. Startup Default Conditions
...............
Table 5. CRD_VCC Output Voltage Range
.........
Table 6. I/O Pullup Resistor True Table
...........
Table 7. Interrupt Reset Logic
...................
Table 8. Interrupt Reset Logic Operation
..........
Table 9. Ceramic/Electrolytic Capacitors Comparison
............................................
Table 10. Output Clock Rise and Fall Time Selection
............................................
Table 11. Demo Board Bill of Material
............
相關(guān)PDF資料
PDF描述
2474-12L INDUCTOR 8.2UH POWER AXIAL
0982661043 CBL 33POS 0.5MM JMPR TYPE A 7"
UWT0G470MCL1GB CAP ALUM 47UF 4V 20% SMD
V48C5C100B CONVERTER MOD DC/DC 5V 100W
H3AAH-2406M IDC CABLE - HSC24H/AE24M/HSC24H
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NCN6001DTBR2 功能描述:輸入/輸出控制器接口集成電路 2.7V POS/ATM Smart RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
NCN6001DTBR2G 功能描述:輸入/輸出控制器接口集成電路 2.7V POS/ATM Smart Card Interface RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
NCN6001MUTWG 制造商:ON Semiconductor 功能描述:ANA COMPACT SMARTCARD IC - Tape and Reel 制造商:ON Semiconductor 功能描述:IC INTERFACE SMART CARD 制造商:ON Semiconductor 功能描述:REEL - ANA COMPACT SMARTCARD IC
NCN6004A 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Dual SAM/SIM Interface Integrated Circuit
NCN6004A/D 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Dual SAM/SIM Interface Integrated Circuit
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*