- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359235 > MT93L04 (Zarlink Semiconductor Inc.) 128-Channel Voice Echo Canceller PDF資料下載
參數(shù)資料
| 型號(hào)： | MT93L04 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 128-Channel Voice Echo Canceller |
| 中文描述： | 128頻道語(yǔ)音回聲消除器 |
| 文件頁(yè)數(shù)： | 4/56頁(yè) |
| 文件大?。?/td> | 903K |
| 代理商： | MT93L04 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)
MT93L04
Data Sheet
4
Zarlink Semiconductor Inc.
Pin Description
Signal Name
Signal Type
BGA Ball #
Signal Description
V
DD1
= 3.3V
Power
R6, R8, R13, R15, N15,H15,
F15,F13,F8,F6,H6,N6, P6,
Positive Power Supply. Nominally 3.3 volt.
V
DD1
= I/O Voltage
Positive Power Supply. Nominally 1.8 volt.
V
DD2
= Core Voltage
V
DD2
= 1.8V
Power
R9,R10,R11,R12,M15,
L15,K15,J15,F12,F11,
F10,F9,J6, K6, L6,M6,
VSS
Power
H8,H9,H10,H11,H12, H13,
J8, J9,J10,J11,
J12,J13,K8,K9,K10,K11,K1
2,K13 L8,L9,L10,
L11,L12,L13,M8,M9,M10,M
11,M12, M13, N8,
N9,N10,N11,N12,N13
Ground
DEVICE 1
TMS_d1
User Signal
J4
Test Mode Select (3.3 V Input).
JTAG signal that
controls the state transitions of the TAP controller.
This pin is pulled high by an internal pull-up when
not driven.
TDI_d1
User Signal
J3
Test Serial Data In (3.3 V Input).
JTAG serial test
instructions and data are shifted in on this pin.
This pin is pulled high by an internal pull-up when
not driven.
TDO_d1
User Signal
J2
Test Serial Data Out (Output).
JTAG serial data
is output on this pin on the falling edge of TCK.
This pin is held in high impedance state when
JTAG scan is not enabled.
TCK_d1
User Signal
J1
Test Clock (3.3 V Input).
Provides the clock to
the JTAG test logic.
TRSTB_d1
User Signal
K1
Test Reset (3.3 V Input).
Asynchronously
initializes the JTAG TAP controller by putting it in
the Test-Logic-Reset state. This pin should be
pulsed low on power-up or held low, to ensure that
the MT93L00 is in the normal functional mode.
This pin is pulled by an internal pull-down when
not driven.
Test_En_d1
ICO
H1
Internal Connection.
Connected to VSS for
normal operation
RESETB_d1
User
Signal
K2
Device Reset (Schmitt Trigger Input).
An active
low resets the device and puts the MT93L00 into a
low-power stand-by mode.
When the RESET pin is returned to logic high
and a clock is applied to the MCLK pin, the
device will automatically execute initialization
routines, which preset all the Control and Status
Registers to their default power-up values.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9LD272G-6S | x72 Fast Page Mode DRAM Module |
| MT9LD272G-6XS | x72 EDO Page Mode DRAM Module |
| MT9LD272G-7S | x72 Fast Page Mode DRAM Module |
| MT9LD272G-7XS | x72 EDO Page Mode DRAM Module |
| MT9LDT272G-6 | x72 Fast Page Mode DRAM Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT93L04A | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:128-Channel Voice Echo Canceller |
| MT93L04AG | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 128CH G.164/G.165/G.168/G.711 W/ TONE DE - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC VOICE ECHO CANCEL 365MCMBGA |
| MT93L04AG2 | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 128CH G.164/G.165/G.168/G.711 W/ TONE DE - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC VOICE ECHO CANCEL 365MCMBGA 制造商:Microsemi Corporation 功能描述:IC VOICE ECHO CANCEL 365MCMBGA |
| MT93L16 | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:AEC with Noise Reduction & Codecs for Digital Hands-Free Communication |
| MT93L16AF | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 48TQFP - Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。