- 您現在的位置：買賣IC網 > PDF目錄359235 > MT93L04 (Zarlink Semiconductor Inc.) 128-Channel Voice Echo Canceller PDF資料下載
參數資料
| 型號： | MT93L04 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 128-Channel Voice Echo Canceller |
| 中文描述： | 128頻道語音回聲消除器 |
| 文件頁數： | 11/56頁 |
| 文件大?。?/td> | 903K |
| 代理商： | MT93L04 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
MT93L04
Data Sheet
11
Zarlink Semiconductor Inc.
Sout_d2
Signal
L1
Send PCM Signal Output (Output).
Port 1 TDM
data output streams.Sout pin outputs serial TDM
data streams at 2.048 Mb/s with 32 channels per
stream.
Rout_d2
Signal
N4
Receive PCM Signal Output (Output).
Port 2
TDM data output streams. Rout pin outputs serial
TDM data streams at 2.048 Mb/s with 32 channels
per stream.
Sin_d2
Signal
L2
Send PCM Signal Input (Input).
Port 2 TDM data
input streams.
Sin pin receives serial TDM data streams at 2.048
Mb/s with 32 channels per stream.
Rin_d2
Signal
N3
Receive PCM Signal Input (Input).
Port 1 TDM
data input streams.Rin pin receives serial TDM
data streams at 2.048 Mb/s with 32 channels per
stream.
FOIb_d2
Signal
N2
Frame Pulse (Input).
This input accepts and
automatically identifies frame synchronization
signals formatted according to ST-BUS or GCI
interface specifications.
C4IB_d2
Signal
L3
Serial Clock (Input).
4.096 MHz serial clock for
shifting data in/out on the serial streams (Rin, Sin,
Rout, Sout).
SC_set_d2
ICO
N1
Internal Connection.
Connected to VSS for
normal operation
SM_mclk_d2
ICO
L4
Internal Connection.
Connected to VSS for
normal operation
ST_mclk_d2
ICO
M5
Internal Connection.
Connected to VSS for
normal operation
SC_en_d2
ICO
L5
Internal Connection.
Connected to VSS for
normal operation
SC_In_d2
ICO
M1
Internal Connection.
Connected to VSS for
normal operation
SC_Reset:_d2
ICO
M2
Internal Connection.
Connected to VSS for
normal operation
SC_Fclk_d2
ICO
M3
Internal Connection.
Connected to VSS for
normal operation
Tsig(8)_d2
NC
M4
No connection.
The pin must be left open for
normal operation.
Tsig(9)_d2
NC
P1
No connection.
The pin must be left open for
normal operation.
Tsig(10)_d2
NC
P2
No connection.
The pin must be left open for
normal operation.
Pin Description (continued)
Signal Name
Signal Type
BGA Ball #
Signal Description
相關PDF資料 |
PDF描述 |
|---|---|
| MT9LD272G-6S | x72 Fast Page Mode DRAM Module |
| MT9LD272G-6XS | x72 EDO Page Mode DRAM Module |
| MT9LD272G-7S | x72 Fast Page Mode DRAM Module |
| MT9LD272G-7XS | x72 EDO Page Mode DRAM Module |
| MT9LDT272G-6 | x72 Fast Page Mode DRAM Module |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MT93L04A | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:128-Channel Voice Echo Canceller |
| MT93L04AG | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 128CH G.164/G.165/G.168/G.711 W/ TONE DE - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC VOICE ECHO CANCEL 365MCMBGA |
| MT93L04AG2 | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 128CH G.164/G.165/G.168/G.711 W/ TONE DE - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC VOICE ECHO CANCEL 365MCMBGA 制造商:Microsemi Corporation 功能描述:IC VOICE ECHO CANCEL 365MCMBGA |
| MT93L16 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:AEC with Noise Reduction & Codecs for Digital Hands-Free Communication |
| MT93L16AF | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 48TQFP - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。