- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT93L04 (Zarlink Semiconductor Inc.) 128-Channel Voice Echo Canceller PDF資料下載
參數(shù)資料
| 型號(hào)： | MT93L04 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 128-Channel Voice Echo Canceller |
| 中文描述： | 128頻道語音回聲消除器 |
| 文件頁數(shù)： | 17/56頁 |
| 文件大?。?/td> | 903K |
| 代理商： | MT93L04 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
MT93L04
Data Sheet
17
Zarlink Semiconductor Inc.
PLLVSS2_d3
Power
V12
PLL Ground.
Must be connected to VSS
AT1_d3
NC
U12
No connection.
The pin must be left open for
normal operation.
DEVICE 4
TMS_d4
Signal
E16
Test Mode Select (3.3 V Input).
JTAG signal that
controls the state transitions of the TAP controller.
This pin is pulled high by an internal pull-up when
not driven.
TDI_d4
Signal
D17
Test Serial Data In (3.3 V Input).
JTAG serial test
instructions and data are shifted in on this pin.
This pin is pulled high by an internal pull-up when
not driven.
TDO_d4
Signal
C18
Test Serial Data Out (Output).
JTAG serial data
is output on this pin on the falling edge of TCK.
This pin is held in high impedance state when
JTAG scan is not enabled.
TCK_d4
Signal
F16
Test Clock (3.3 V Input).
Provides the clock to
the JTAG test logic.
TRSTB_d4
Signal
E17
Test Reset (3.3 V Input).
Asynchronously
initializes the JTAG TAP controller by putting it in
the Test-Logic-Reset state. This pin should be
pulsed low on power-up or held low, to ensure that
the MT93L00 is in the normal functional mode.
This pin is pulled by an internal pull-down when
not driven.
Test_En_d4
ICO
G16
Internal Connection.
Connected to VSS for
normal operation
RESETB_d4
Signal
F17
Device Reset (Schmitt Trigger Input).
An active
low resets the device and puts the MT93L00 into a
low-power stand-by mode.
When the RESET pin is returned to logic high
and a clock is applied to the MCLK pin, the
device will automatically execute initialization
routines, which preset all the Control and Status
Registers to their default power-up values.
IRQB_d4
Signal
G17
Interrupt Request (Open Drain Output).
This
output goes low when an interrupt occurs in any
channel. IRQ returns high when all the interrupts
have been read from the Interrupt FIFO Register.
A pull-up resistor (1 K typical) is required at this
output.
DSB_d4
Signal
H16
Data Strobe (Input).
This active low input works
in conjunction with CS to enable the read and
write operations.
Pin Description (continued)
Signal Name
Signal Type
BGA Ball #
Signal Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9LD272G-6S | x72 Fast Page Mode DRAM Module |
| MT9LD272G-6XS | x72 EDO Page Mode DRAM Module |
| MT9LD272G-7S | x72 Fast Page Mode DRAM Module |
| MT9LD272G-7XS | x72 EDO Page Mode DRAM Module |
| MT9LDT272G-6 | x72 Fast Page Mode DRAM Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT93L04A | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:128-Channel Voice Echo Canceller |
| MT93L04AG | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 128CH G.164/G.165/G.168/G.711 W/ TONE DE - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC VOICE ECHO CANCEL 365MCMBGA |
| MT93L04AG2 | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 128CH G.164/G.165/G.168/G.711 W/ TONE DE - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC VOICE ECHO CANCEL 365MCMBGA 制造商:Microsemi Corporation 功能描述:IC VOICE ECHO CANCEL 365MCMBGA |
| MT93L16 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:AEC with Noise Reduction & Codecs for Digital Hands-Free Communication |
| MT93L16AF | 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 2CH G.711 W/OUT TONE DETECTION 48TQFP - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。